×

FLIPPED BITS FOR ERROR DETECTION AND CORRECTION FOR SYMBOL TRANSITION CLOCKING TRANSCODING

  • US 20180054216A1
  • Filed: 08/10/2017
  • Published: 02/22/2018
  • Est. Priority Date: 08/22/2016
  • Status: Abandoned Application
First Claim
Patent Images

1. A method of transmitting data on a multi-wire interface, comprising:

  • providing a plurality of data bits in a word to be transmitted such that a bit-order of the plurality of data bits is flipped with respect to bit-order of the word to be transmitted;

    providing an error detection constant (EDC) as one or more least significant bits of the word to be transmitted and adjacent to a most significant bit of the plurality of data bits in the word to be transmitted;

    converting the word to he transmitted into a transition number; and

    transmitting the transition number as a sequence of symbols on the multi-wire interface,wherein the transition number is expressed using a numeral system based on a maximum number of possible states per symbol, andwherein a length of the EDC is at least one bit and the EDC may have a known, fixed value and length selected to enable a decoder to detect or correct one or more symbol errors in the sequence of symbols.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×