×

Memory Descriptor List Caching and Pipeline Processing

  • US 20180173656A1
  • Filed: 10/25/2017
  • Published: 06/21/2018
  • Est. Priority Date: 01/19/2015
  • Status: Active Grant
First Claim
Patent Images

1. A method configured to increase efficiency of buffer usage within a pipeline of a computing device, the method comprising:

  • creating a buffer in memory of the computing device;

    caching a memory descriptor list by the computing device that describes the buffer in a buffer information cache and has associated therewith a handle that acts as a lookup to the memory descriptor list; and

    passing the handle through the pipeline of the computing device for processing of data within the buffer by one or more stages of the pipeline such that access to the data is obtained by the one or more stages by using the handle as the lookup as part of a call to obtain the memory descriptor list for the buffer from the buffer information cache.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×