NONVOLATILE MEMORY DEVICE AND MEMORY SYSTEM INCLUDING THE SAME
First Claim
Patent Images
1. A nonvolatile memory device comprising:
- a memory cell array including a first plane and a second plane; and
a control logic circuit configured to execute a first sub-operation on the first plane, and to execute a second sub-operation on the second plane,wherein the control logic circuit is further configured to control a delay of an execution of the second sub-operation according to a reference time so that execution of a particular section of the first sub-operation does not overlap execution of the second sub-operation, and the control logic circuit is configured to vary the reference time to increase or decrease the delay of the execution of the second sub-operation,wherein the particular section of the first sub-operation indicates a noise section where a power noise occurs, andwherein the second sub-operation indicates an operation of a victim section affected by the power noise.
1 Assignment
0 Petitions
Accused Products
Abstract
A nonvolatile memory device includes control logic and a memory cell array. The memory cell array includes a first plane and a second plane. The control logic is configured to perform a first sub-operation on the first plane, to perform a second sub-operation on the second plane, to delay the second sub-operation as much as a reference time so that a partial section of the first sub-operation does not overlap the second sub-operation, and to variably control the reference time.
-
Citations
20 Claims
-
1. A nonvolatile memory device comprising:
-
a memory cell array including a first plane and a second plane; and a control logic circuit configured to execute a first sub-operation on the first plane, and to execute a second sub-operation on the second plane, wherein the control logic circuit is further configured to control a delay of an execution of the second sub-operation according to a reference time so that execution of a particular section of the first sub-operation does not overlap execution of the second sub-operation, and the control logic circuit is configured to vary the reference time to increase or decrease the delay of the execution of the second sub-operation, wherein the particular section of the first sub-operation indicates a noise section where a power noise occurs, and wherein the second sub-operation indicates an operation of a victim section affected by the power noise. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A memory system comprising:
-
a nonvolatile memory device configured to include a first area and a second area, to execute a first sub-operation on the first area, to execute a second sub-operation on the second area, and to delay execution of the second sub-operation according to a reference time so that execution of a particular section of the first sub-operation does not overlap execution of the second sub-operation; and a memory controller configured to vary the reference time to increase or decrease the delay of execution of the second sub-operation. - View Dependent Claims (14, 15, 16)
-
-
17. A solid state drive (SSD), comprising:
-
a plurality of memory chips; an SSD controller configured to; control execution of a program operation performed by the plurality of memory chips; determine when operation of a noise section of at least one memory chip from among the memory chips overlaps operation of a victim section of another memory chip from among the plurality of memory chips; and delay execution of the operation of the victim section of the another memory chip based on a reference time. - View Dependent Claims (18, 19, 20)
-
Specification