×

MEMORY SIDE ACCELERATION FOR DEEP LEARNING PARAMETER UPDATES

  • US 20180218257A1
  • Filed: 01/27/2017
  • Published: 08/02/2018
  • Est. Priority Date: 01/27/2017
  • Status: Active Grant
First Claim
Patent Images

1. A computing system comprising:

  • a plurality of processing nodes;

    a globally addressable memory that is addressable by each of the processing nodes;

    a plurality of memory side accelerators each associated with a portion of the globally addressable memory,wherein each memory side accelerator includes a scratchpad memory;

    a plurality of deep learning parameters stored in the globally addressable memory,wherein each memory side accelerator is associated with a partition of the deep learning parameters;

    a plurality of deep learning worker threads executing on the respective processing nodes to each calculate gradient updates based on corresponding subsets of training information,wherein each memory side accelerator is to receive a plurality of the calculated gradient updates associated with the respective partition and calculate updated deep learning parameters for the respective partition using the corresponding scratchpad memory.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×