×

SUMMATION FOR MULTI-CHANNEL PHOTOMULTIPLIER ARRAY SIGNALS

  • US 20180283938A1
  • Filed: 09/29/2016
  • Published: 10/04/2018
  • Est. Priority Date: 10/02/2015
  • Status: Active Grant
First Claim
Patent Images

1. A summation circuit (1) for summing two or more signals received from a photomultiplier array, comprising:

  • two or more readout circuits (5) coupleable to two or more photodiodes (3) of the photomultiplier array respectively, anda channel summing module (50), coupled at one or more outputs of the readout circuits, respectively, configured to sum the two or more signals provided by the readout circuits,each readout circuit (5) comprising;

    one or more coefficient controllers (C1, C2) for controlling multiplying coefficients of the received signal; and

    at least one channel circuit (7), coupled to the one or more coefficient controllers, the channel circuit comprising;

    a first resistor (Rd), coupleable at one end to the anode of the photodiode, andan input stage (15), coupled to the other end of the first resistor, the input stage comprising;

    a current mirror configuration (20) having at least a first gain path, wherein the first gain path comprises;

    an input branch (22) with at least one input amplifier, anda first output branch (25) with at least one mirror amplifier having its base and emitter connected to the base and emitter of the input amplifier of the input branch; and

    a feedback circuit (40) arranged between the base of the input amplifier and the input of the current mirror configuration,wherein the one or more coefficient controllers comprises a current switch (CS) coupled to the output of the at least one channel circuit,wherein the current switch (CS) comprises one or more common base transistors (QCB0-QCBm) and an Operational Transconductance Amplifier (OTA2), wherein a noninverting input of the OTA2 is coupled the anode reference voltage, an inverting input of the OTA2 is coupled to the input of the current switch and an output of the OTA2 is coupled to one or more selectors, each of the one or more selectors being coupled to one of the one or more bases of the one or more common base transistors, respectively.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×