SMART MEMORY BUFFERS
First Claim
Patent Images
1. A method to write data in a memory node, comprising:
- receiving, at a first memory node, new data to be written at a memory location in the first memory node, the new data received from a device;
at the first memory node, reading old data from the memory location, without sending the old data to the device;
at the first memory node, writing the new data to the memory location; and
sending the new data and the old data from the first memory node to a second memory node to store parity information in the second memory node without the device determining the parity information, the parity information based at least on the new data stored in the first memory node.
2 Assignments
0 Petitions
Accused Products
Abstract
An example method involves receiving, at a first memory node, data to be written at a memory location in the first memory node. The data is received from a device. At the first memory node, old data is read from the memory location, without sending the old data to the device. The data is written to the memory location. The data and the old data are sent from the first memory node to a second memory node to store parity information in the second memory node without the device determining the parity information. The parity information is based on the data stored in the first memory node.
2 Citations
15 Claims
-
1. A method to write data in a memory node, comprising:
-
receiving, at a first memory node, new data to be written at a memory location in the first memory node, the new data received from a device; at the first memory node, reading old data from the memory location, without sending the old data to the device; at the first memory node, writing the new data to the memory location; and sending the new data and the old data from the first memory node to a second memory node to store parity information in the second memory node without the device determining the parity information, the parity information based at least on the new data stored in the first memory node. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. An apparatus to store data in a networked memory organization, comprising:
-
a plurality of dynamic random access memory modules; and network interfaces on the dynamic random access memory modules to communicatively couple the dynamic random access memory modules, and to communicatively couple at least some of the dynamic random access memory modules to a processor to allow the processor to access data stored in any of the dynamic random access memory modules; and logic circuits on respective ones of the dynamic random access memory modules to generate parity information to store in a distributed arrangement across the plurality of dynamic random access memory modules. - View Dependent Claims (9, 10)
-
-
11. An apparatus to read data comprising:
-
a processor; and a plurality of memory nodes in communication with the processor and with one another, the processor to send a request for data to a first one of the memory nodes, the data stored in a distributed configuration in at least the first memory node and a second one of the memory nodes, the first memory node to retrieve a first portion of the data from a first memory location of the first memory node, the second memory node to retrieve a second portion of the data from a second memory location of the second memory node, and the second memory node to send the first and second portions of the data to the processor. - View Dependent Claims (12, 13, 14, 15)
-
Specification