SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
First Claim
1. A semiconductor device comprising:
- a multi-layer stack comprising a first nanowire and a second nanowire, wherein the first nanowire comprises first source/drain regions and a first channel region between the first source/drain regions, and the second nanowire comprises second source/drain regions and a second channel region between the second source/drain regions;
an epitaxial layer wrapping around the first channel region of the first nanowire and the second channel region of the second nanowire, wherein the epitaxial layer has a portion between the first nanowire and the second nanowire; and
a gate dielectric layer in contact with the epitaxial layer, wherein an interface between the gate dielectric layer and the epitaxial layer is non-parallel with a sidewall of the first nanowire.
1 Assignment
0 Petitions
Accused Products
Abstract
A multi-stack nanowire device includes a plurality of fins. Each of the fins has a multi-layer stack comprising a first nanowire and a second nanowire. A first portion of the first nanowire and second nanowire are doped to form source and drain regions. A second portion of the first nanowire and second nanowire is channel regions between the source and drain regions. An epitaxial layer wraps around the second portion of first nanowire and second nanowire. A gate is disposed over the second portion of the first nanowire and second nanowire. The epitaxial layer is interposed in between the first nanowire and the second nanowire over the channel region.
28 Citations
31 Claims
-
1. A semiconductor device comprising:
-
a multi-layer stack comprising a first nanowire and a second nanowire, wherein the first nanowire comprises first source/drain regions and a first channel region between the first source/drain regions, and the second nanowire comprises second source/drain regions and a second channel region between the second source/drain regions; an epitaxial layer wrapping around the first channel region of the first nanowire and the second channel region of the second nanowire, wherein the epitaxial layer has a portion between the first nanowire and the second nanowire; and a gate dielectric layer in contact with the epitaxial layer, wherein an interface between the gate dielectric layer and the epitaxial layer is non-parallel with a sidewall of the first nanowire. - View Dependent Claims (3, 4, 6, 8, 26, 27, 28)
-
-
2. (canceled)
-
5. (canceled)
-
7. (canceled)
-
9. A semiconductor device comprising:
-
a plurality of nanowires each having source/drain regions and a channel region between the source/drain regions; a plurality of epitaxial layers respectively encircling the channel regions of the nanowires, wherein the epitaxial layers are spaced apart, and an outer profile of at least one of the epitaxial layers is different from an outer profile of at least one of the nanowires; and a gate electrode disposed around the epitaxial layers. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16-20. -20. (canceled)
-
21. A semiconductor device, comprising:
-
a plurality of nanowires each having source/drain regions and a channel region between the source/drain regions; a plurality of epitaxial layers, each of which encircles a respective one of the channel regions of the nanowires, wherein each of the epitaxial layers comprises a tip and facets meeting at the tip, and the tips of an adjacent pair of the epitaxial layers are in contact with each other; and a gate electrode disposed around the epitaxial layers. - View Dependent Claims (23, 29, 30, 31)
-
-
22. (canceled)
-
24-25. -25. (canceled)
Specification