THERMAL AND POWER MEMORY ACTIONS
First Claim
Patent Images
1. A method comprising:
- obtaining a set of thermal data and a set of voltage data corresponding to a volatile memory located on a Non-Volatile Dual In-Line Memory Module (NVDIMM);
obtaining a set of thermal data and a set of voltage data corresponding to a non-volatile memory located on the NVDIMM,comparing the set of thermal data for the volatile memory to a set of thermal thresholds for the volatile memory;
comparing the set of thermal data for the non-volatile memory to a set thermal thresholds for the non-volatile memory;
comparing the set of voltage data for the volatile memory to a set of voltage thresholds for the volatile memory; and
comparing the set of voltage data for the non-volatile memory to a set of voltage thresholds for the non-volatile memory;
determining, in response to the set of voltage data for the volatile memory not satisfying the set of voltage thresholds for the volatile memory, that a voltage volatile memory condition exists;
generating, in response to determining that the voltage volatile memory condition exists, a set of parity volatile memory data;
storing the set of parity volatile memory data in the non-volatile memory;
reducing the refresh rate of the volatile memory;
comparing the set of parity volatile memory data to memory stored in the volatile memory;
determining that the memory stored in the volatile memory is corrupt based on the comparison between the set of parity volatile memory data and the memory stored in the volatile memory;
correcting, based on determining that the memory stored in the volatile memory is corrupt, the memory stored in the volatile memory such that the memory stored in the volatile memory corresponds to the parity volatile memory data;
determining, in response to the thermal data for the volatile memory not satisfying the set of thermal thresholds for the volatile memory and in response to the thermal data for the non-volatile memory not satisfying the set of thermal thresholds for the non-volatile memory, that a thermal combination volatile and non-volatile memory condition exists;
backing-up, in response to determining that the thermal combination volatile and non-volatile memory condition exists, a first portion of the volatile memory;
transferring, in response to determining that the thermal combination volatile and non-volatile memory condition exists, a second portion of the volatile memory to the non-volatile memory;
transferring, in response to determining that the thermal combination volatile and non-volatile memory condition exists, a third portion of the volatile memory to off-module disk storage; and
powering down, in response to transferring the second and third portions of the volatile memory, the second and third portions of the volatile memory.
1 Assignment
0 Petitions
Accused Products
Abstract
Embodiments of the present disclosure relate to managing volatile and non-volatile memory. A set of volatile memory sensor data may be obtained. A set of non-volatile memory sensor data may be obtained. The set of volatile memory sensor data and the set of non-volatile memory sensor data may be analyzed. A memory condition may be determined to exist based on the analysis. In response to determining that the memory condition exists, one or more memory actions may be issued.
-
Citations
1 Claim
-
1. A method comprising:
-
obtaining a set of thermal data and a set of voltage data corresponding to a volatile memory located on a Non-Volatile Dual In-Line Memory Module (NVDIMM); obtaining a set of thermal data and a set of voltage data corresponding to a non-volatile memory located on the NVDIMM, comparing the set of thermal data for the volatile memory to a set of thermal thresholds for the volatile memory; comparing the set of thermal data for the non-volatile memory to a set thermal thresholds for the non-volatile memory; comparing the set of voltage data for the volatile memory to a set of voltage thresholds for the volatile memory; and comparing the set of voltage data for the non-volatile memory to a set of voltage thresholds for the non-volatile memory; determining, in response to the set of voltage data for the volatile memory not satisfying the set of voltage thresholds for the volatile memory, that a voltage volatile memory condition exists; generating, in response to determining that the voltage volatile memory condition exists, a set of parity volatile memory data; storing the set of parity volatile memory data in the non-volatile memory; reducing the refresh rate of the volatile memory; comparing the set of parity volatile memory data to memory stored in the volatile memory; determining that the memory stored in the volatile memory is corrupt based on the comparison between the set of parity volatile memory data and the memory stored in the volatile memory; correcting, based on determining that the memory stored in the volatile memory is corrupt, the memory stored in the volatile memory such that the memory stored in the volatile memory corresponds to the parity volatile memory data; determining, in response to the thermal data for the volatile memory not satisfying the set of thermal thresholds for the volatile memory and in response to the thermal data for the non-volatile memory not satisfying the set of thermal thresholds for the non-volatile memory, that a thermal combination volatile and non-volatile memory condition exists; backing-up, in response to determining that the thermal combination volatile and non-volatile memory condition exists, a first portion of the volatile memory; transferring, in response to determining that the thermal combination volatile and non-volatile memory condition exists, a second portion of the volatile memory to the non-volatile memory; transferring, in response to determining that the thermal combination volatile and non-volatile memory condition exists, a third portion of the volatile memory to off-module disk storage; and powering down, in response to transferring the second and third portions of the volatile memory, the second and third portions of the volatile memory.
-
Specification