METHOD FOR FABRICATING LATERALLY INSULATED INTEGRATED CIRCUIT CHIPS
First Claim
1. A method for fabricating laterally insulated integrated circuit chips from a semiconductor wafer, comprising the following successive steps:
- forming peripheral trenches laterally delimiting the integrated circuit chips to be formed, wherein a depth of the peripheral trenches is greater than or equal to a desired final thickness of the integrated circuit chips, wherein forming comprises repeating successive steps of;
a) ion etching using a sulfur hexafluoride plasma to form a peripheral trench portion; and
b) passivating the peripheral trench portion using an octafluorocyclobutane plasma such that, upon completion of the step of forming, lateral walls of the peripheral trenches are covered by an insulating layer made of a polyfluoroethene; and
thinning the semiconductor wafer via a lower face until reaching a bottom of the peripheral trenches, without performing a prior step of removing said insulating layer.
1 Assignment
0 Petitions
Accused Products
Abstract
Laterally insulated integrated circuit chips are fabricated from a semiconductor wafer. Peripheral trenches are formed in the wafer which laterally delimit integrated circuit chips to be formed. A depth of the peripheral trenches is greater than or equal to a desired final thickness of the integrated circuit chips. The peripheral trenches are formed by a process which repeats successive steps of a) ion etching using a sulfur hexafluoride plasma, and b) passivating using an octafluorocyclobutane plasma. Upon completion of the step of forming the peripheral trenches, lateral walls of the peripheral trenches are covered by an insulating layer of a polyfluoroethene. A thinning step is performed on the lower surface of the wafer until a bottom of the peripheral trenches is reached. The insulating layer is not removed.
6 Citations
14 Claims
-
1. A method for fabricating laterally insulated integrated circuit chips from a semiconductor wafer, comprising the following successive steps:
-
forming peripheral trenches laterally delimiting the integrated circuit chips to be formed, wherein a depth of the peripheral trenches is greater than or equal to a desired final thickness of the integrated circuit chips, wherein forming comprises repeating successive steps of;
a) ion etching using a sulfur hexafluoride plasma to form a peripheral trench portion; and
b) passivating the peripheral trench portion using an octafluorocyclobutane plasma such that, upon completion of the step of forming, lateral walls of the peripheral trenches are covered by an insulating layer made of a polyfluoroethene; andthinning the semiconductor wafer via a lower face until reaching a bottom of the peripheral trenches, without performing a prior step of removing said insulating layer. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An electronic integrated circuit chip, comprising:
-
a semiconductor substrate; one or more electronic components formed in the semiconductor substrate; and an insulating layer of polyfluoroethene, having a thickness that is between 100 nm and 3 μ
m, that covers lateral faces of the semiconductor substrate which define an outer perimeter of the integrated circuit chip.
-
-
8. A method, comprising:
-
performing the following steps to form a peripheral trench in a semiconductor wafer that laterally delimits an integrated circuit chip area; a) ion etching using a sulfur hexafluoride plasma to form a peripheral trench portion; b) passivating the peripheral trench portion using an octafluorocyclobutane plasma to cover lateral walls of the peripheral trench portion with an insulating layer made of a polyfluoroethene; and c) repeating steps a) and b) a plurality of times such that a combined depth of the peripheral trench portions is greater than or equal to a desired final integrated circuit chip thickness; thinning the semiconductor wafer via a lower face until reaching a bottom of the peripheral trench to release an integrated circuit chip from the semiconductor wafer; and leaving the insulating layers made of the polyfluoroethene in place to laterally insulate the released integrated circuit chip. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
Specification