×

GOA CIRCUIT FOR PREVENTING CLOCK SIGNALS FROM MISSING

  • US 20190073978A1
  • Filed: 09/15/2017
  • Published: 03/07/2019
  • Est. Priority Date: 09/04/2017
  • Status: Active Grant
First Claim
Patent Images

1. A GOA circuit for preventing clock signals from missing, comprising:

  • a plurality of cascaded GOA units, wherein the N-th stage GOA unit controls charging of the N-th stage horizontal scanning line, the N-th stage GOA unit comprises a pull-high control unit, a pull-high stage-transfer unit, a pull-down unit, and a pull-down sustain unit;

    the pull-high stage-transfer unit, the pull-down unit and the pull-down sustain unit are respectively connected with a first node and a gate signal output terminal of the N-th stage GOA unit, two alternative functional pull-down modules of the pull-down sustain unit are respectively connected with a first low-frequency clock signal and a second low-frequency clock signal, the pull-high control unit is connected with the first node of the N-th stage GOA unit;

    from a specific stage, each of the GOA unit further comprises an additional circuit for preventing clock signals from missing, the additional circuit is connected with a start signal, the first low-frequency clock signal, and the second low-frequency clock signal;

    when the clock signal is missing and a next frame is turned on, the start signal passed through with a high potential, the first low-frequency clock signal and the second low-frequency clock signal which have reversed potential are capable of controlling the potential of the first node of the N-th stage GOA unit.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×