Method of Mask Simulation Model for OPC and Mask Making
First Claim
Patent Images
1. An integrated circuit (IC) method comprising:
- building a mask model to simulate a mask image and a compound lithography computational (CLC) model to simulate a wafer pattern;
calibrating the mask model using a measured mask image;
calibrating the compound lithography computational model using a measured wafer data and the calibrated mask model; and
performing an optical proximity correction (OPC) process to an IC pattern using the calibrated compound computational model, thereby generating a mask pattern for mask fabrication.
1 Assignment
0 Petitions
Accused Products
Abstract
The present disclosure provides an integrated circuit (IC) method in accordance with some embodiments. The method includes building a mask model to simulate a mask image and a compound lithography computational model to simulate a wafer pattern; calibrating the mask model using a measured mask image; calibrating the compound lithography computational model using a measured wafer data and the calibrated mask model; and performing an optical proximity correction (OPC) process to an IC pattern using the calibrated compound computational model, thereby generating a mask pattern for mask fabrication.
-
Citations
20 Claims
-
1. An integrated circuit (IC) method comprising:
-
building a mask model to simulate a mask image and a compound lithography computational (CLC) model to simulate a wafer pattern; calibrating the mask model using a measured mask image; calibrating the compound lithography computational model using a measured wafer data and the calibrated mask model; and performing an optical proximity correction (OPC) process to an IC pattern using the calibrated compound computational model, thereby generating a mask pattern for mask fabrication. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An integrated circuit (IC) method comprising:
-
calibrating a mask model using a measured mask image; calibrating a compound lithography computational model using a measured wafer data and the calibrated mask model; and performing an optical proximity correction (OPC) process to an IC pattern using the calibrated compound computational model, thereby generating a mask pattern for mask fabrication. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. An integrated circuit (IC) design system, comprising
a mask data module designed to collect mask imaging data; -
a wafer data module designed to collect wafer manufacturing data from a wafer making process; a first calibration module designed to calibrate a mask model based on the mask imaging data; a second calibration module designed to calibrate a compound lithography computational model based on the wafer manufacturing data; and an optical proximity correction (OPC) module designed to perform an OPC process using the mask model and the compound lithography computational mode. - View Dependent Claims (20)
-
Specification