INNER AND OUTER CODE GENERATOR FOR VOLATILE MEMORY
First Claim
Patent Images
1. A system, comprising:
- a volatile memory to store data; and
a memory controller to manage the data in the volatile memory, the memory controller comprising;
an inner code generator to generate a respective inner correction code for each of a plurality of blocks of the data in the volatile memory; and
an outer code generator to generate an outer correction code based on the plurality of blocks of the data, wherein the memory controller updates the outer correction code as part of a refresh to the plurality of blocks of the data in the volatile memory.
2 Assignments
0 Petitions
Accused Products
Abstract
A system includes a volatile memory to store data and a memory controller to manage the data in the volatile memory. The memory controller includes an inner code generator to generate a respective inner correction code for each of a plurality of blocks of the data in the volatile memory. An outer code generator generates an outer correction code based on the plurality of blocks of the data. The memory controller updates the outer correction code as part of a refresh to the plurality of blocks of the data in the volatile memory.
10 Citations
15 Claims
-
1. A system, comprising:
-
a volatile memory to store data; and a memory controller to manage the data in the volatile memory, the memory controller comprising; an inner code generator to generate a respective inner correction code for each of a plurality of blocks of the data in the volatile memory; and an outer code generator to generate an outer correction code based on the plurality of blocks of the data, wherein the memory controller updates the outer correction code as part of a refresh to the plurality of blocks of the data in the volatile memory. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method, comprising:
-
generating an inner correction code for each of a plurality of data blocks of volatile memory; generating an outer correction code based on processing the plurality of data blocks collectively; refreshing the volatile memory that includes the plurality of data blocks, the outer correction code being updated as part of the refreshing; correcting a single bit error via the respective inner correction code in response to detecting the single bit error in one of the plurality of data blocks; and correcting a multiple bit error via the outer correction code in response to detecting the multiple bit error in a given data block in the plurality of data blocks. - View Dependent Claims (12, 13)
-
-
14. A system, comprising:
-
a volatile memory to store data; and a memory controller to manage the data in the volatile memory, the memory controller comprising; an inner code generator to generate a plurality of inner correction codes based on data values in each of a plurality of data blocks in the volatile memory, wherein each of the plurality of inner correction codes is assigned to correct a respective one of the plurality of data blocks ; an outer code generator to generate an outer correction code based on processing the plurality of data blocks collectively, wherein the memory controller updates at least one of the inner correction code and the outer correction code during a refresh to the plurality of data blocks in the volatile memory; and a memory scrubber to correct single bit errors in a given one of the plurality of data blocks via its respective inner correction code and to correct multiple bit errors in the plurality data blocks via the outer correction code. - View Dependent Claims (15)
-
Specification