CURRENT BALANCING, CURRENT SENSOR, AND PHASE BALANCING APPARATUS AND METHOD FOR A VOLTAGE REGULATOR
First Claim
Patent Images
1. An apparatus comprising:
- a first p-type transistor coupled to a power supply rail to provide an input power supply voltage and current, wherein the first p-type transistor is controlled by a first switchable signal;
a second p-type transistor coupled in series with the first p-type transistor, wherein the second p-type transistor is biased by a first bias;
a first n-type transistor coupled in series with the second p-type transistor, wherein the first n-type transistor is biased by a second bias;
a second n-type transistor coupled to series with the first n-type transistor, wherein the wherein the second p-type transistor is controlled by a second switchable signal, wherein the a second n-type transistor is coupled to ground;
a plurality of drivers to drive pulse width modulated (PWM) signals as the first and second switchable signals; and
a modulator to generate one or more PWM signals as input to the plurality of drivers.
0 Assignments
0 Petitions
Accused Products
Abstract
Described are apparatuses and methods of current balancing, current sensing and phase balancing, offset cancellation, digital to analog current converter with monotonic output using binary coded input (without binary to thermometer decoder), compensator for a voltage regulator (VR), etc. In one example, apparatus comprises: a plurality of inductors coupled to a capacitor and a load; a plurality of bridges, each of which is coupled to a corresponding inductor from the plurality of inductors; and a plurality of current sensors, each of which is coupled to a bridge to sense current through a transistor of the bridge.
-
Citations
20 Claims
-
1. An apparatus comprising:
-
a first p-type transistor coupled to a power supply rail to provide an input power supply voltage and current, wherein the first p-type transistor is controlled by a first switchable signal; a second p-type transistor coupled in series with the first p-type transistor, wherein the second p-type transistor is biased by a first bias; a first n-type transistor coupled in series with the second p-type transistor, wherein the first n-type transistor is biased by a second bias; a second n-type transistor coupled to series with the first n-type transistor, wherein the wherein the second p-type transistor is controlled by a second switchable signal, wherein the a second n-type transistor is coupled to ground; a plurality of drivers to drive pulse width modulated (PWM) signals as the first and second switchable signals; and a modulator to generate one or more PWM signals as input to the plurality of drivers. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. An apparatus comprising:
-
a first current sensor coupled to an input power supply rail and to a high-side switch of a DC-DC converter; a second current sensor coupled to ground and to a low-side switch of the DC-DC converter, wherein the high-side switch is coupled in series with the low-side switch; an n-type transistor coupled in series with the first current sensor; and a p-type transistor coupled in series with the n-type transistor and the second current sensor. - View Dependent Claims (12, 13, 14, 15, 16)
-
-
17. A system comprising:
-
a processor core; a DC-DC converter to provide a regulated power supply to the processor core, wherein the DC-DC converter comprises; a first current sensor coupled to an input power supply rail and to a high-side switch of a DC-DC converter; a second current sensor coupled to ground and to a low-side switch of the DC-DC converter, wherein the high-side switch is coupled in series with the low-side switch; an n-type transistor coupled in series with the first current sensor; and a p-type transistor coupled in series with the n-type transistor and the second current sensor; and an inductor coupled to the high-side and low-side switches of the DC-DC converter; a capacitor coupled to the inductor, wherein the inductor is coupled to the processor core; and a wireless interface to allow the processor core to communicate with another device. - View Dependent Claims (18, 19, 20)
-
Specification