Address/Command Chip Synchronized Autonomous Data Chip Address Sequencer for A Distributed Buffer Memory System

• US 20190163378A1
• Filed: 11/29/2017
• Published: 05/30/2019
• Est. Priority Date: 11/29/2017
• Status: Active Grant

• Current Assignee: International Business Machines Corporation
• Original Assignee: International Business Machines Corporation
• Inventors: Carlough, Steven R., Eickhoff, Susan M., Meaney, Patrick J., Powell, Stephen J., Van Huben, Gary A., Zheng, Jie
• Granted Patent: US 10,489,069 B2
• Time in Patent Office: Days
• CPC Class Codes: G06F 12/02 Addressing or allocation; Relocation program address sequencing G06F9/00; arrangements for selecting an address in a digital store G11C8/00
• CPC Class Codes: G06F 12/0638 Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module address formation of the next microinstruction G06F9/26; masking faults in memories by using spares or by reconfiguring G11C29/70
• CPC Class Codes: G06F 13/1673 using buffers
• CPC Class Codes: G06F 2212/205 Hybrid memory, e.g. using both volatile and non-volatile memory
• CPC Class Codes: G06F 3/0619 in relation to data integrity, e.g. data losses, bit errors
• CPC Class Codes: G06F 3/065 Replication mechanisms
• CPC Class Codes: G06F 3/0659 Command handling arrangements, e.g. command buffers, queues, command scheduling
• CPC Class Codes: G06F 3/0685 Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays

Abstract

One or more memory systems, architectural structures, and/or methods of storing information in memory devices is disclosed to improve the data bandwidth and or to reduce the load on the communications links in a memory system. The system may include one or more memory devices, one or more memory control circuits and one or more data buffer circuits. In one embodiment, the Host only transmits data over its communications link with the data buffer circuit. In one aspect, the memory control circuit does not send a control signal to the data buffer circuits. In one aspect, the memory control circuit and the data buffer circuits each maintain a separate state machine-driven address pointer or local address sequencer, which contains the same tags in the same sequence. In another aspect, a resynchronization method is disclosed.

Claims

1. A memory system for storing data in response to commands received from a Host, the memory system comprising:

a memory control circuit to receive commands from the Host and to output module command and control signals;

at least one memory device configured to store data and receive command signals from the memory control circuit;

at least one data buffer circuit associated with the at least one memory device;

a communications link for communicating data between the Host and the at least one data buffer circuit; and

a control communications link between the memory control circuit and the at least one data buffer circuit,

wherein the memory control circuit is configured to;

in response to receiving a store command and store data tag from the Host, obtain a local store data tag from a memory control circuit local address sequencer;

associate the Host store data tag with the memory control circuit store data tag; and

store the relationship in a mapping table in the memory control circuit.

2. The system of claim 1, wherein no store data tag specifying the location to store data in the at least one data buffer circuit is sent to the at least one data buffer circuit over the communications link between the Host and the at least one data buffer circuit.

3. The system of claim 2, wherein the memory control circuit is further configured to:

in response to receiving the Host store command, process the store command into a write-to-buffer command and store-from-buffer command; and

send the write-to-buffer command to at least one data buffer circuit over the control communications link, but not send a tag to the data buffer circuit specifying the location to store the data in the data buffer circuit.

4. The system of claim 3, wherein the data buffer circuit includes a logic circuit to track where to write data for a store operation in the data buffer circuit.

5. The system of claim 4, wherein the data buffer circuit is configured to:

in response to receiving a write-to-buffer command, obtain a local store data tag from a data buffer circuit local address sequencer that points to a storage location within the at least one data buffer circuit; and

push incoming store data into the data buffer pointed to by the data buffer circuit'"'"'s local address sequencer.

6. The system of claim 3, wherein the memory control circuit is further configured to send the store-from-buffer command along with the local store data tag received from its local address sequencer to the at least one data buffer circuit over the control communications link, and to send the store command to the at least one memory device.

7. The system of claim 6, wherein the at least one data buffer circuit is further configured to cause the at least one data buffer circuit to pull store data from the data buffer location pointed to by the store data tag received from the memory control circuit over the control communications link and send the store data to the at least one memory device.

8. The system of claim 1, wherein the memory control circuit has a logic circuit and the logic circuit in the memory control circuit for writing data in a store operation comprises a state machine-driven local address pointer that identifies the next address tag location of the at least one data buffer circuit to write data to, and wherein the at least one data buffer circuit comprises a state machine-driven local address pointer that identifies the next address tag location of the at least one data buffer circuit to write data, wherein the state machine-driven local address pointer of the memory control circuit is synchronized with the state machine-driven local address pointer of the at least one data buffer circuit.

9. The memory system of claim 8, wherein the memory control circuit local address sequencer and the at least one data buffer circuit local address sequencer both contain the same tags in the same sequence.

10. The memory system of claim 8, wherein the memory control circuit does not send a write-to-buffer data tag to the at least one data buffer circuit.

11. The memory system of claim 8, wherein the data communications link includes a communications link between the Host and the at least one data buffer circuit, and the at least one data buffer circuit and the at least one memory device, and only data and CRC is transmitted on the communications link between the at least one data buffer circuit and the Host.

12. The memory system of claim 1, further comprising at least one module having the memory control circuit formed on a single chip on the module, having a group of data buffer circuits formed on separate chips on the module, and a plurality of memory devices formed as chips and organized in groups on the module, and wherein the memory control circuit comprises a state machine-driven local address pointer that identifies the next address tag location of the data buffer to write data to, and wherein each of the data buffer circuits comprises a state machine-driven local address pointer that identifies the next address tag location in that data buffer circuit to write data to, wherein the state machine-driven local address pointer of the memory circuit is synchronized with the state machine-driven local address pointer of all the data buffer circuits.

13. A memory system for reading and writing data to a memory device, the system comprising:

at least one memory control circuit to receive commands from a Host and to output command and control signals, the memory control circuit having a local address sequencer that has local store tag locations in a sequence;

at least one memory device configured to read and store data, and receive command signals from the memory control circuit;

at least one data buffer circuit associated with the at least one memory control circuit, the data buffer circuit having a local address sequencer which has local store tag locations in the same sequence as the local address sequencer of the at least one memory control circuit;

a data communications link for communicating data between the Host and the at least one data buffer circuit; and

a control communications link between the at least one memory control circuit, the at least one memory device and the at least one data buffer circuit for transmitting reading and writing operation signals of the memory system;

wherein the at least one memory control circuit is configured to;

process a store command into a write-to-buffer command and a store-from-buffer command;

obtain a local store data tag from a local address sequencer of the at least one memory control circuit upon receiving a store command;

send the write-to-buffer command to the at least one data buffer circuit;

send the store command to the at least one memory device; and

send the store-from-buffer command along with store data tag to the at least one data buffer circuit, and

wherein the at least one data buffer circuit is configured to;

obtain a local store data tag from a local address sequencer of the at least one data buffer circuit upon receiving the write-to-buffer command;

send incoming store data into data buffer pointed to by the local store data tag obtained by the local address sequencer of the at least one data buffer circuit;

pull out store data from the local data buffer pointed to by store data tag received from the at least one memory control circuit, and

send store data to the at least one memory device.

14. A method for storing data in memory devices, the method comprising:

obtaining a local store data tag from an address sequencer in a memory control circuit upon receiving a host store command;

associating a host tag to the memory control circuit local store data tag and storing the associated tags in a mapping table;

processing the store command in the memory control circuit into a write-to-buffer command and a store-from-buffer command;

sending the write-to-buffer command to a data buffer circuit;

obtaining a local store data tag from an address sequencer in a data buffer circuit; and

pushing incoming data into the location in the data buffer circuit pointed to by the local store data tag obtained from the data buffer circuit local address sequencer.

15. The method of claim 14, wherein the data buffer circuit pushes incoming data into the data buffer upon receiving the write-to-buffer command.

16. The method of claim 14, wherein the memory control circuit and the data buffer circuit each maintain a separate local address sequencer that contains the same tags in the same sequence.

17. The method of claim 14, wherein the memory control circuit is configured not to send the tag received from the memory control circuit local address sequencer to the data buffer circuit.

18. The method of claim 14, further comprising sending the store command from the memory control circuit to the memory devices, and sending data from the location pointed to by the local store data tag obtained from the data buffer circuit local address sequencer to the memory devices.

19. The method of claim 18, further comprising the steps of:

pushing the local store data tag back to the data buffer circuit local address sequencer;

retrieving the host store data tag from the memory control circuit mapping table associated with the memory control circuit local store data tag;

pushing the local store data tag back to the memory control circuit local address sequencer; and

pushing the host store data tag back to the host.

20. A method of checking local address sequencers in a distributed memory system having a remote memory control circuit, the method comprising:

pulling a next to be used store data tag from each local address sequencer of a plurality of data buffer circuits;

comparing the store data tags recovered from the local address sequencer of each data buffer circuit; and

if any of the tags from the data buffer circuits are different, issuing a recovery command.

21. The method of claim 20, wherein the recovery command may include at least one of the group consisting of stop sending out any new operations, flushing all incomplete operations, waiting for all fetch operations to complete, and combinations thereof.

22. The method of claim 20, further comprising:

resetting the local address sequencer of both a memory control circuit and the data buffer circuits.

23. A method of checking the local address sequencers in a memory system having a remote memory control circuit, the method comprising:

sending the next tag to be issued from a local address sequencer of the memory control circuit to a data buffer circuit;

comparing the next tag to be issued from a local address sequencer of the data buffer circuit against the next to be used tag sent by the memory control circuit; and

if the tags do not match, issuing a recovery command.

24. The method of claim 23, wherein the recovery command may include at least one of the group consisting of stop sending out any new operations, flushing all incomplete operations, waiting for all fetch operations to complete, and combinations thereof.

25. The method of claim 23, further comprising:

resetting the local address sequencer of both a memory control circuit and the data buffer circuits.