Power Semiconductor Device and Package
First Claim
1. A power semiconductor device and package, comprising:
- a plurality of electrically parallel semiconductor device legs configured to share a line-in and line-out source regions and share a drain region between two devices in each leg, wherein each leg is laterally staggered from each other leg to distribute thermal conductivity across the shared source regions;
a plurality of jigsaw patterned lateral isolation trenches in a substrate of the device, the trenches configured to isolate the laterally staggered line-in and line-out source regions from a common drain region of the plurality of semiconductor device legs; and
a current spreader for each of the line-in and the line-out source regions, each current spreader configured to extend a length of the line-in and the line-out source regions and to increase a current conduction area there through.
0 Assignments
0 Petitions
Accused Products
Abstract
A power semiconductor device and package includes multiple electrically parallel semiconductor device legs designed to share source regions and share a drain region between two devices in each leg laterally staggered from each other to distribute thermal conductivity across the shared source regions. A multitude of jigsaw patterned lateral isolation trenches are formed in a substrate of the device. The trenches are configured to isolate the laterally staggered line-in and line-out source regions from a common drain region of the plurality of semiconductor device legs. The staggered devices are also designed for staggered time and staggered heat conductivity delays and current spreading from the package input to an output of a respective pair of devices to improve current and heat conductivity from the package input to an output of a subsequent pair of devices.
-
Citations
20 Claims
-
1. A power semiconductor device and package, comprising:
-
a plurality of electrically parallel semiconductor device legs configured to share a line-in and line-out source regions and share a drain region between two devices in each leg, wherein each leg is laterally staggered from each other leg to distribute thermal conductivity across the shared source regions; a plurality of jigsaw patterned lateral isolation trenches in a substrate of the device, the trenches configured to isolate the laterally staggered line-in and line-out source regions from a common drain region of the plurality of semiconductor device legs; and a current spreader for each of the line-in and the line-out source regions, each current spreader configured to extend a length of the line-in and the line-out source regions and to increase a current conduction area there through. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A power semiconductor device and package, comprising:
-
a first semiconductor pair of devices configured between a first and a second source region and configured to share a drain region wherein a source portion of the first pair of devices is laterally adjacent a drain portion of a second pair of devices, wherein the first pair of devices is laid out laterally diagonal from the second pair of devices to distribute thermal conductivity relative to an input and an output of the device package; and a plurality of stair case patterned lateral isolation trenches in a substrate of the package, the trenches configured to isolate the laterally diagonal source regions from a common drain region of the first and the second semiconductor pair of devices. - View Dependent Claims (8, 9, 10, 11, 12, 13)
-
-
14. A power semiconductor device and package system, comprising:
-
a first semiconductor pair of devices configured between a first and a second source region and configured to share a drain region laterally adjacent to a source portion of a second pair of devices, wherein the first pair of devices is laid out in a staggered pattern from the second pair of devices to distribute thermal conductivity relative to an input and an output of the device package; and a plurality of stair case patterned lateral isolation trenches in a substrate of the package, the trenches configured to isolate a staggered source region from a common drain region of the first and the second semiconductor pair of devices. - View Dependent Claims (15, 16, 17, 18, 19, 20)
-
Specification