RECEIVING CIRCUIT, SEMICONDUCTOR APPARATUS INCLUDING THE RECEIVING CIRCUIT AND SEMICONDUCTOR SYSTEM USING THE RECEIVING CIRCUIT
First Claim
Patent Images
1. A receiving circuit comprising:
- an internal clock generation circuit configured to generate a receiving clock signal and a sampling clock signal based on a reference clock signal, the sampling clock signal having a phase different from the receiving clock signal;
a receiver configured to receive an input signal in synchronization with the receiving clock signal and to generate an amplified signal; and
a sampling circuit configured to sample the amplified signal in synchronization with the sampling clock signal and to generate an output signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor apparatus may include an internal clock generation circuit, a receiver, and a sampling circuit. The internal clock generation circuit may generate a receiving clock signal and a sampling clock signal based on a reference clock signal, the sampling clock signal having a phase different from the receiving clock signal. The receiver may receive an input signal in synchronization with the receiving clock signal and to generate an amplified signal. The sampling circuit may sample the amplified signal in synchronization with the sampling clock signal and to generate an output signal.
1 Citation
22 Claims
-
1. A receiving circuit comprising:
-
an internal clock generation circuit configured to generate a receiving clock signal and a sampling clock signal based on a reference clock signal, the sampling clock signal having a phase different from the receiving clock signal; a receiver configured to receive an input signal in synchronization with the receiving clock signal and to generate an amplified signal; and a sampling circuit configured to sample the amplified signal in synchronization with the sampling clock signal and to generate an output signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A semiconductor apparatus comprising:
-
an internal clock generation circuit configured to generate a receiving clock signal which has a first pulse width and a sampling clock signal which has a second pulse width different from the first pulse width, the sampling clock signal having a phase later than the receiving clock signal, based on a reference clock signal; a receiver configured to receive an input signal in synchronization with the receiving clock signal and to generate an amplified signal; and a sampling circuit configured to sample the amplified signal in synchronization with the sampling clock signal and to generate an output signal. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. A receiving circuit comprising:
-
a receiver configured to receive input data in synchronization with a receiving clock signal and generate an amplified data; a signal line configured to maintain a level of the amplified data for a predetermined time, based on the receiving clock signal; and a sampling circuit configured to amplify a voltage level of the data line in synchronization with a sampling clock signal and generate output data. - View Dependent Claims (18, 19, 20, 21, 22)
-
Specification