GATE DRIVING CIRCUIT OF IRREGULAR SCREEN PANEL AND DRIVING METHOD

• US 20190325801A1
• Filed: 09/12/2018
• Published: 10/24/2019
• Est. Priority Date: 04/24/2018
• Status: Active Grant

• Current Assignee: Wuhan China Star Optoelectronics Technology Co., Ltd. (TCL Technology Group Corp.)
• Original Assignee: Wuhan China Star Optoelectronics Technology Co., Ltd. (TCL Technology Group Corp.)
• Inventors: Xing, Zhenzhou, Huang, Chunhung
• Granted Patent: US 10,692,415 B2
• Time in Patent Office: Days
• CPC Class Codes: G09G 2300/0408 Integration of the drivers onto the display substrate
• CPC Class Codes: G09G 2310/0224 Details of interlacing
• CPC Class Codes: G09G 2310/0232 Special driving of display border areas
• CPC Class Codes: G09G 2310/0267 Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
• CPC Class Codes: G09G 2310/0283 Arrangement of drivers for different directions of scanning
• CPC Class Codes: G09G 2310/0286 Details of a shift registers arranged for use in a driving circuit
• CPC Class Codes: G09G 2310/0291 Details of output amplifiers or buffers arranged for use in a driving circuit
• CPC Class Codes: G09G 3/20 for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters

Abstract

Disclosed are a gate driving circuit of an irregular screen panel and a driving method. The gate driving circuit comprises: a first array substrate row driving circuit driving a scan line, which extends from the left side of the notch area to the notch area; a second array substrate row driving circuit driving a scan line, which extends from the right side of the notch area to the notch area; a third array substrate row driving circuit driving a scan line, which extends from the left side of the non-notch area to a right side thereof, and a scan line driven by a fourth array substrate row driving circuit is between adjacent scan lines driven by the third array substrate row driving circuit; the fourth array substrate row driving circuit driving a scan line, which extends from the right side of the non-notch area to the left side thereof.

Claims

1. A gate driving circuit of an irregular screen panel, comprising:

a first array substrate row driving circuit, located on a left side of a notch area of the panel for driving a scan line from the left side of the notch area, and the driven scan line extends from the left side of the notch area to the notch area;

a second array substrate row driving circuit, located on a right side of the notch area of the panel for driving a scan line from the right side of the notch area, and the driven scan line extends from the right side of the notch area to the notch area;

a third array substrate row driving circuit, located on a left side of a non-notch area of the panel for driving a scan line from the left side of the non-notch area, and the driven scan line extends from the left side of the non-notch area to a right side of the non-notch area, and a scan line driven by a fourth array substrate row driving circuit is between adjacent scan lines driven by the third array substrate row driving circuit;

the fourth array substrate row driving circuit, located on the right side of the non-notch area of the panel for driving a scan line from the right side of the non-notch area, and the driven scan line extends from the right side of the non-notch area to the left side of the non-notch area, and a scan line driven by the third array substrate row driving circuit is between adjacent scan lines driven by the fourth array substrate row driving circuit;

as the panel displays, the first array substrate row driving circuit and the second array substrate row driving circuit drive the scan lines of the panel having the notch area by means of dual side drive progressive scan, and the third array substrate row driving circuit and the fourth array substrate row driving circuit drive the scan lines of the panel having the non-notch area by means of dual side drive interlaced scan.

2. The gate driving circuit of the irregular screen panel according to claim 1, wherein the third array substrate row driving circuit comprises array substrate row driving units of odd-numbered stages which are cascade coupled, and the fourth array substrate row driving circuit comprises array substrate row driving units of even-numbered which are cascade coupled, and an array substrate row driving unit of each stage correspondingly drives a scan line of one row;

or the third array substrate row driving circuit comprises array substrate row driving units of even-numbered stages which are cascade coupled, and the fourth array substrate row driving circuit comprises array substrate row driving units of odd-numbered which are cascade coupled, and an array substrate row driving unit of each stage correspondingly drives a scan line of one row.

3. The gate driving circuit of the irregular screen panel according to claim 2, wherein in case that the array substrate row driving unit of a current stage is for an Nth stage, and the array substrate row driving unit of the Nth comprises:

a forward and reverse scan control module, a control input module, a latch module, a reset module, a NAND gate signal processing module, an output buffer module, a first inverter and second inverter;

the forward and reverse scan control module comprises a first transmission gate and a second transmission gate;

an input end of the first transmission gate is coupled to a first node of the array substrate row driving unit of an N−

2th stage, and an output end of the first transmission gate is coupled to a second node in the current stage, and a high potential control end of the first transmission gate is coupled to a first direction scan signal, and a low potential control end of the first transmission gate is coupled to a second direction scan signal;

an input end of the second transmission gate is coupled to a first node of the array substrate row driving unit of an N+2th stage, and an output end of the second transmission gate is coupled to the second node in the current stage, and a high potential control end of the second transmission gate is coupled to the second direction scan signal, and a low potential control end of the second transmission gate is coupled to the first direction scan signal;

the control input module comprises a clock control inverter, and a low potential control end of the clock control inverter is coupled to the second node in the current stage, and a high potential control end of the clock control inverter is coupled to a first node in the current stage, and the output end of the clock control inverter is coupled to a third node in the current stage, and an input end of the clock control inverter is coupled to an output end of the first inverter;

the latch module comprises a seventh thin film transistor and an eighth thin film transistor of P-type, and a ninth thin film transistor and a tenth thin film transistor of N-type;

a gate of the seventh thin film transistor is coupled to the first node in the current stage, and a source of the seventh thin film transistor is coupled to a drain of the eighth thin film transistor, and a drain of the seventh thin film transistor is coupled to the third node in the current stage;

a gate of the eighth thin film transistor is coupled to a first clock signal, and a source of the eighth thin film transistor is coupled to a constant high potential;

a gate of the ninth thin film transistor is coupled to the second node in the current stage, and a source of the ninth thin film transistor is coupled to a constant low potential, and a drain of the ninth thin film transistor is coupled to a source of the tenth thin film transistor;

a gate of the tenth thin film transistor is coupled to the first clock signal, and a drain of the tenth thin film transistor is coupled to the third node in the current stage;

the reset module is coupled to the third node of current stage for resetting a potential thereof;

a first input end of the NAND gate signal processing module is coupled to the first node in the current stage, and a second input end of the NAND gate signal processing module is coupled to a second clock signal, and an output end of the NAND gate signal processing module is coupled to an input end of the output buffer module;

an output end of the output buffer module outputs a row scan signal of the current stage;

an input end of the first inverter is coupled to the first clock signal, and the output end of the first inverter is coupled to an input end of the input module;

an input end of the second inverter is coupled to the third node in the current stage, and an output end of the second inverter is coupled to the first node in the current stage.

4. The gate driving circuit of the irregular screen panel according to claim 3, wherein the reset module comprises a sixth thin film transistor of P-type, and a gate of the sixth thin film transistor is coupled to a reset signal, and a source of the sixth thin film transistor is coupled to the constant high potential, and a drain of the sixth thin film transistor is coupled to the third node in the current stage.

5. The gate driving circuit of the irregular screen panel according to claim 3, wherein the output buffer module comprises odd number of inverters coupled in series.

6. The gate driving circuit of the irregular screen panel according to claim 5, wherein the output buffer module comprises three inverters coupled in series.

7. The gate driving circuit of the irregular screen panel according to claim 3, wherein the control input module comprises a fourth thin film transistor and a fifth thin film transistor of P-type, and an eleventh thin film transistor and a twelfth thin film transistor of N-type;

a gate of the fourth thin film transistor is coupled to the second node in the current stage, and a source of the fourth thin film transistor is coupled to constant high potential, and a drain of the fourth thin film transistor is coupled to a source of the fifth thin film transistor;

a gate of the fifth thin film transistor is coupled to the output end of the first inverter, and a drain of the fifth thin film transistor is coupled to the third node in the current stage;

a gate of the eleventh thin film transistor is coupled to the output end of the first inverter, and a drain of the eleventh thin film transistor is coupled to the third node in the current stage, and a source of the eleventh thin film transistor is coupled to a drain of the twelfth thin film transistor;

a gate of the twelfth thin film transistor is coupled to the first node in the current stage, and a source of the twelfth thin film transistor is coupled to the constant low potential.

8. The gate driving circuit of the irregular screen panel according to claim 3, wherein the NAND signal processing module comprises a nineteenth thin film transistor and a twentieth thin film transistor of P-type, and a twenty-first thin film transistor and a twenty-second thin film transistor of N-type;

a gate of the nineteenth thin film transistor is coupled to the second clock signal, and a source of the nineteenth thin film transistor is coupled to the constant high potential, and a drain of the nineteenth thin film transistor is coupled to the input of the output buffer module;

a gate of the twentieth thin film transistor is coupled to the first node in the current stage, and a source of the twentieth thin film transistor is coupled to the constant high potential, and a drain of the twentieth thin film transistor is coupled to the input of the output buffer module;

a gate of the twenty-first thin film transistor is coupled to the second clock signal, and a drain of the twenty-first thin film transistor is coupled to the input end of the output buffer module, and a source of the twenty-first thin film transistor is coupled to a drain of the twenty-second thin film transistor;

a gate of the twenty-second thin film transistor is coupled to the first node in the current stage, and a source of the twenty-second thin film transistor is coupled to the constant low potential.

9. The gate driving circuit of the irregular screen panel according to claim 1, wherein the first clock signal and the second clock signal have a same period, and a phase difference of the first clock signal and the second clock signal is a half period.

10. A driving method of the gate driving circuit of the irregular screen panel according to claim 1, comprising:

in a stage of driving the scan lines of the panel having the notch area, the scan lines of the panel having the notch area are driven by means of dual side drive progressive scan, and simultaneously driving the scan line extending from the left side of the notch area to the notch area and the corresponding scan line extending from the right side of the notch area to the notch area;

in a stage of driving the scan lines of the panel having the non-notch area, the scan lines of the panel having the non-notch area are driven by means of dual side drive interlaced scan;

as driving the panel, first accomplishing the stage of driving the scan lines of the panel having the notch area, and then entering the stage of driving the scan lines of the panel having the non-notch area;

or as driving the panel, first accomplishing the stage of driving the scan lines of the panel having the non-notch area, and then entering the stage of driving the scan lines of the panel having the notch area.