RESISTIVE MEMORY DEVICE HAVING MEMORY CELL ARRAY AND SYSTEM INCLUDING THE SAME
First Claim
1. A resistive memory device comprising:
- a memory cell array in which a plurality of memory cells are arranged in a matrix,wherein each of the plurality of memory cells comprises;
a variable resistor comprising a first end connected to a bit line, and a second end;
a row transistor connected between a row source line and the second end of the variable resistor, wherein the row transistor is selectable by a row word line; and
a column transistor connected between a column source line and the second end of the variable resistor, wherein the column transistor is selectable by a column word line,wherein, based on the row transistor being selected, first data is written or second data is read in a row direction of the memory cell array, andwherein, based on the column transistor being selected, the first data is written or the second data is read in a column direction of the memory cell array.
1 Assignment
0 Petitions
Accused Products
Abstract
A resistive memory device includes a memory cell array in which a plurality of memory cells are arranged. Each of the plurality of memory cells includes a variable resistor comprising a first end connected to a bit line, and a second end, a row transistor connected between a row source line and the second end of the variable resistor, the row transistor being selectable by a row word line, and a column transistor connected between a column source line and the second end of the variable resistor, the column transistor being selectable by a column word line. Based on the row transistor being selected, first data is written or second data is read in a row direction of the memory cell array, and based on the column transistor being selected, the first data is written or the second data is read in a column direction of the memory cell array.
4 Citations
20 Claims
-
1. A resistive memory device comprising:
-
a memory cell array in which a plurality of memory cells are arranged in a matrix, wherein each of the plurality of memory cells comprises; a variable resistor comprising a first end connected to a bit line, and a second end; a row transistor connected between a row source line and the second end of the variable resistor, wherein the row transistor is selectable by a row word line; and a column transistor connected between a column source line and the second end of the variable resistor, wherein the column transistor is selectable by a column word line, wherein, based on the row transistor being selected, first data is written or second data is read in a row direction of the memory cell array, and wherein, based on the column transistor being selected, the first data is written or the second data is read in a column direction of the memory cell array. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A system comprising:
-
a resistive memory device comprising a memory cell array in which a plurality of memory cells are arranged in a matrix; a memory controller configured to control the resistive memory device; an input/output device configured to receive first data to be written to the resistive memory device, and output second data that is read from the resistive memory device; and a processor configured to control the memory controller and the input/output device, wherein each of the plurality of memory cells comprises; a variable resistor comprising a first end connected to a bit line, and a second end; a row transistor connected between a row source line and the second end of the variable resistor, wherein the row transistor is selectable by a row word line; and a column transistor connected between a column source line and the second end of the variable resistor, wherein the column transistor is selectable by a column word line, wherein, based on the row transistor being selected, the first data is written or the second is read in a row direction of the memory cell array, and wherein, based on the column transistor being selected, the first data is written or the second data is read in a column direction of the memory cell array. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification