×

INCREASED PARALLELIZATION EFFICIENCY IN TIERING ENVIRONMENTS

  • US 20200133872A1
  • Filed: 01/02/2020
  • Published: 04/30/2020
  • Est. Priority Date: 09/12/2018
  • Status: Active Grant
First Claim
Patent Images

1. A computer-implemented method, comprising:

  • identifying block addresses which are associated with a given object;

    combining the block addresses to a first set in response to determining that at least one token is currently issued on one or more of the identified block addresses;

    transitioning a first portion of the block addresses to a second set, wherein the first portion includes ones of the block addresses determined as having a token currently issued thereon;

    dividing a second portion of the block addresses into equal chunks, wherein the second portion includes the block addresses remaining in the first set;

    allocating the chunks in the first set across two or more parallelization units;

    dividing the block addresses in the second set into equal chunks; and

    allocating the chunks in the second set to at least one dedicated parallelization unit.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×