GATE CUT CRITICAL DIMENSION SHRINK AND ACTIVE GATE DEFECT HEALING USING SELECTIVE DEPOSITION
First Claim
1. A method for forming a semiconductor device, the method comprising:
- forming a sacrificial gate over a shallow trench isolation region;
removing a portion of the sacrificial gate to expose a surface of the shallow trench isolation region;
depositing a semiconductor material on exposed sidewalls of the sacrificial gate; and
forming a gate cut dielectric on a portion of the shallow trench isolation between sidewalls of the semiconductor material.
1 Assignment
0 Petitions
Accused Products
Abstract
Embodiments of the present invention are directed to techniques for providing a gate cut critical dimension (CD) shrink and active gate defect healing using selective deposition. The selective silicon on silicon deposition described herein effectively shrinks the gate cut CD to below lithographic limits and repairs any neighboring active gate damage resulting from a processing window misalignment by refilling the inadvertently removed sacrificial material. In a non-limiting embodiment of the invention, a sacrificial gate is formed over a shallow trench isolation region. A portion of the sacrificial gate is removed to expose a surface of the shallow trench isolation region. A semiconductor material is selectively deposited on exposed sidewalls of the sacrificial gate. A gate cut dielectric is formed on a portion of the shallow trench isolation between sidewalls of the semiconductor material.
-
Citations
20 Claims
-
1. A method for forming a semiconductor device, the method comprising:
-
forming a sacrificial gate over a shallow trench isolation region; removing a portion of the sacrificial gate to expose a surface of the shallow trench isolation region; depositing a semiconductor material on exposed sidewalls of the sacrificial gate; and forming a gate cut dielectric on a portion of the shallow trench isolation between sidewalls of the semiconductor material. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method for forming a semiconductor device, the method comprising:
-
forming a first sacrificial gate in a gate cut region of a shallow trench isolation region; forming a second sacrificial gate in an active gate region of the shallow trench isolation region; removing a portion of the first sacrificial gate and a portion of the second sacrificial gate to expose a surface of the shallow trench isolation region; depositing a semiconductor material on an exposed sidewall of the first sacrificial gate and on an exposed sidewall of the second sacrificial gate, the semiconductor material on the exposed sidewall of the second sacrificial gate completely covering the shallow trench isolation region; and forming a gate cut dielectric on a portion of the shallow trench isolation region between sidewalls of the semiconductor material on the first sacrificial gate. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification