DUTY CYCLE MONITOR CIRCUIT AND METHOD FOR DUTY CYCLE MONITORING
First Claim
1. An electronic system comprising:
- a clock generation circuit configured to generate a clock signal; and
a duty cycle monitoring circuit, DTC, operably coupled to the clock generation circuit and configured to monitor a duty cycle of the generated clock signal;
wherein the communication unit is characterized in that;
the DTC comprises;
a differential signal generator configured to receive the generated clock signal and generate an inverted representation of the generated clock signal, and generate a non-inverted representation of the generated clock signal;
an averaging circuit operably coupled to the differential signal generator and configured to average the generated non-inverted clock signal and average the inverted representation of the generated clock signal;
a comparison circuit comprising at least a first comparator configured to receive and compare the averaged non-inverted generated clock signal with a second respective reference voltage threshold and a second comparator configured to receive and compare the averaged inverted representation with a first respective reference voltage threshold;
a reference voltage generation circuit operably coupled to the averaging circuit and configured to provide the first respective reference voltage threshold associated with the averaged inverted representation of the generated clock signal and provide the second respective reference voltage threshold associated with the averaged non-inverted representation of the generated clock signal; and
a summing circuit operably coupled to the comparison circuit and configured to sum outputs of the first comparator and second comparator wherein an output of the summing circuit comprises a monitored duty cycle of the generated clock signal.
1 Assignment
0 Petitions
Accused Products
Abstract
An electronic system includes a clock generation circuit to generate a clock signal; and a duty cycle monitoring circuit, DTC, to monitor a duty cycle of the generated clock signal. The DTC includes a differential signal generator circuit to generate an inverted and a non-inverted representation of the generated clock signal. An averaging circuit averages the non-inverted representation and the inverted representation of the generated clock signal. A comparison circuit includes at least a first comparator to compare the averaged non-inverted representation of the generated clock signal with a second respective reference voltage threshold and a second comparator configured to compare the averaged inverted representation with a first respective reference voltage threshold. A reference voltage generation circuit provides the first respective reference voltage threshold associated with the averaged inverted representation of the generated clock signal and provides the second respective reference voltage threshold associated with the non-inverted representation of the generated clock signal. A summing circuit is sums outputs of the first and second comparators and outputs a monitored duty cycle of the generated clock signal.
5 Citations
20 Claims
-
1. An electronic system comprising:
-
a clock generation circuit configured to generate a clock signal; and a duty cycle monitoring circuit, DTC, operably coupled to the clock generation circuit and configured to monitor a duty cycle of the generated clock signal; wherein the communication unit is characterized in that; the DTC comprises; a differential signal generator configured to receive the generated clock signal and generate an inverted representation of the generated clock signal, and generate a non-inverted representation of the generated clock signal; an averaging circuit operably coupled to the differential signal generator and configured to average the generated non-inverted clock signal and average the inverted representation of the generated clock signal; a comparison circuit comprising at least a first comparator configured to receive and compare the averaged non-inverted generated clock signal with a second respective reference voltage threshold and a second comparator configured to receive and compare the averaged inverted representation with a first respective reference voltage threshold; a reference voltage generation circuit operably coupled to the averaging circuit and configured to provide the first respective reference voltage threshold associated with the averaged inverted representation of the generated clock signal and provide the second respective reference voltage threshold associated with the averaged non-inverted representation of the generated clock signal; and a summing circuit operably coupled to the comparison circuit and configured to sum outputs of the first comparator and second comparator wherein an output of the summing circuit comprises a monitored duty cycle of the generated clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A duty cycle monitoring circuit, DTC, configured to receive and monitor a duty cycle of a generated clock signal;
- wherein the DTC is characterized by;
a differential signal generator configured to receive the generated clock signal and generate an inverted representation of the generated clock signal, and generate a non-inverted representation of the generated clock signal; an averaging circuit operably coupled to the differential signal generator and configured to average the generated non-inverted clock signal and average the inverted representation of the generated clock signal; a comparison circuit comprising at least a first comparator configured to receive and compare the averaged non-inverted generated clock signal with a second respective reference voltage threshold and a second comparator configured to receive and compare the averaged inverted representation with a first respective reference voltage threshold; a reference voltage generation circuit operably coupled to the averaging circuit and configured to provide the first respective reference voltage threshold associated with the averaged inverted representation of the generated clock signal and provide the second respective reference voltage threshold associated with the averaged non-inverted representation of the generated clock signal; and a summing circuit operably coupled to the comparison circuit and configured to sum outputs of the first comparator and second comparator wherein an output of the summing circuit comprises a monitored duty cycle of the generated clock signal.
- wherein the DTC is characterized by;
-
13. A method for monitoring a duty cycle of a clock signal, wherein the method comprises, at a duty cycle monitoring circuit, DTC:
-
receiving a generated clock signal; generating, in a differential signal generator circuit, an inverted representation and a non-inverted representation of the generated clock signal; averaging, in an averaging circuit, the inverted representation of the generated clock signal; averaging, in an averaging circuit, the non-inverted representation of the generated clock signal; generating a second respective reference voltage threshold associated with the averaged inverted representation of the generated clock signal and comparing, in a comparison circuit, the averaged non-inverted representation of the clock signal with the second respective reference voltage threshold in a first comparator; generating, in a reference voltage generation circuit, a first respective reference voltage threshold associated with the filtered non-inverted representation of the generated clock signal, and comparing the first respective reference voltage threshold with the averaged inverted representation of the clock signal in a second comparator; and summing outputs of the first and second comparators to generate a monitored duty cycle of the generated clock signal. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20)
-
Specification