METHOD, APPARATUS AND SYSTEM FOR ERROR CONTROL
First Claim
Patent Images
1. A method of error control comprising:
- receiving at a first device, over a first communications link, a container frame having a payload of a first length, the payload comprising;
a plurality of optical transport unit (OTU) frames having a second length, each OTU frame comprising;
an optical data unit (ODU) frame, anda sequence of forward error correction (FEC) bits for the ODU frame; and
a plurality of sequences of error-identifying bits, each sequence being for a respective one of the OTU frames, wherein the first length is not a multiple of the second length; and
determining, based on the plurality of sequences of error-identifying bits, a performance of the first communications link.
1 Assignment
0 Petitions
Accused Products
Abstract
A first device receives, over a first communications link, a container frame having a payload of a first length. The payload of the container frame includes multiple optical transport unit (OTU) frames of a second length. The first length is not a multiple of the second length. Each of the OTU frames includes an optical data unit (ODU) frame, a sequence of forward error correction (FEC) bits for the ODU frame, and a sequence of error-identifying bits for the ODU frame. The first device determines, based on the sequences of error-identifying bits, a performance of the first communications link.
0 Citations
20 Claims
-
1. A method of error control comprising:
-
receiving at a first device, over a first communications link, a container frame having a payload of a first length, the payload comprising; a plurality of optical transport unit (OTU) frames having a second length, each OTU frame comprising; an optical data unit (ODU) frame, and a sequence of forward error correction (FEC) bits for the ODU frame; and a plurality of sequences of error-identifying bits, each sequence being for a respective one of the OTU frames, wherein the first length is not a multiple of the second length; and determining, based on the plurality of sequences of error-identifying bits, a performance of the first communications link. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. An apparatus comprising:
-
a memory; a communications interface configured to receive, over a first communications link, a container frame having a payload of a first length, the payload comprising; a plurality of optical transport unit (OTU) frames having a second length, each OTU frame comprising; an optical data unit (ODU) frame, and a sequence of forward error correction (FEC) bits for the ODU frame; and a plurality of sequences of error-identifying bits, each sequence being for a respective one of the OTU frames, wherein the first length is not a multiple of the second length; and a processor configured to determine, based on the plurality of sequences of error-identifying bits, a performance of the first communications link. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. One or more non-transitory computer-readable media comprising computer-readable instructions which, when executed by a processor of a first device, cause the processor to:
-
receive, over a first communications link, a container frame having a payload of a first length, the payload comprising; a plurality of optical transport unit (OTU) frames having a second length, each OTU frame comprising; an optical data unit (ODU) frame, and a sequence of forward error correction (FEC) bits for the ODU frame; and a plurality of sequences of error-identifying bits, each sequence being for a respective one of the OTU frames, wherein the first length is not a multiple of the second length; and determine, based on the plurality of sequences of error-identifying bits, a performance of the first communications link. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification