Please download the dossier by clicking on the dossier button x
×

Process for fabricating electrical circuits

  • US 3,337,426 A
  • Filed: 06/04/1964
  • Issued: 08/22/1967
  • Est. Priority Date: 06/04/1964
  • Status: Expired due to Term
First Claim
Patent Images

1. A METHOD OF ELECTRICAL CIRCUIT FABRICATION WHICH COMPRISES THE STEPS OF DEPOSITING A FIRST CONDUCTIVE LAYER ON AN INSULATION SUBSTRATE, CONVERTING THE SURFACE OF SAID FIRST CONDUCTIVE LAYER TO A NONCONDUCTING DIELECTRIC, APPLYING A FIRST RESIST PATTERN DEFINING CAPACITOR BASE ELECTRODES TO SAID NONCONDUCTING DIELECTRIC, CONVERTING THE RMAINDER OF SAID CONDUCTIVE LAYER EXPOSED BY SAID FIRST RESIST PATTERN TO A NON-CONDUCTING DIELECTRIC, REMOVING SAID FIRST RESIST PATTERN, DEPOSITING A LAYER OF ELECTRICAL RESISTOR MATERIAL ON THE SURFACE OF SAID NONCONDUCTING DIELECTRIC, DEPOSITING A SECOND CONDUCTIVE LAYER ON SAID LAYER OF ELECTRICAL RESISTOR MATERIAL, APPLYING A SECOND RESIST PATTERN DEFINING RESISTORS AND CONDUCTORS TO SAID SECOND CONDUCTIVE LAYER, REMOVING SAID LAYER OF ELECTRICAL RESISTOR MATERIAL AND SAID SECOND CONDUCTIVE LAYER WHERE EXPOSED BY SAID SECOND RESIST PATTERN, REMOVING SAID SECOND RESIST PATTERN, APPLYING A THIRD RESIST PATTERN DEFINING CONDUCTORS TO THE REMAINDER OF SAID ELECTRICAL RESISTOR LAYER, AND REMOVING SAID CONDUCTIVE LAYER EXPOSED BY SAID THIRD RESIST PATTER.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×