×

BIASING NETWORK FOR TRANSISTORS

  • US 3,708,756 A
  • Filed: 05/12/1971
  • Issued: 01/02/1973
  • Est. Priority Date: 05/12/1971
  • Status: Expired due to Term
First Claim
Patent Images

1. A bias circuit for an RF transistor amplifier wherein such amplifier has an emitter, a base and a collector and operates in the class B and class C ranges comprising means for applying a positive voltage level bias below the turn-on value of such transistor to said base at zero RF power input to such transistor, and transistor means for varying said bias voltage level from said positive below turn-on voltage level at zero power RF power input to a negative voltage level at a relatively low percentage of RF power input and to a still lower negative voltage level at a higher percentage RF power input, said transistor means having an emitter, a base and a collector, and said transistor means being controlled in response to the voltage on its base in accordance with the RF power input to the base of said amplifier.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×