×

INTERLOCK CIRCUIT

  • US 3,814,991 A
  • Filed: 10/29/1973
  • Issued: 06/04/1974
  • Est. Priority Date: 10/29/1973
  • Status: Expired due to Term
First Claim
Patent Images

1. In an interlock circuit for energizing a load from a power source by a control switch not less than a predetermined time after de-enerization of the load the combination of:

  • a solid state switch having a control gate for switching to the conducting condition;

    means for connecting said solid state switch in circuit between the power source and the load;

    a dc power supply having first and second output terminals;

    a storage capacitor;

    a first transistor having its collector and emitter electrodes connected in series with said capacitor across said output terminals for charging said capacitor;

    a resistor circuit connected across said capacitor;

    first circuit means connecting a point on said resistor circuit to said control gate;

    a second transistor having its collector and emitter electrodes connected between the base of said first transistor and one of said output terminals for controlling current in said first transistor; and

    second circuit means connecting said capacitor to the base of said second transistor for controlling current in said second transistor;

    with said first transistor conducting, charging said capacitor and developing a control voltage at said point of said resistor circuit, switching said solid state switch to the conducting condition when the control switch is closed and said capacitor is not charged, with said capacitor discharging into said resistor circuit and blocking current in said second transistor and in said first transistor when the control switch is opened, switching said solid state switch to the nonconducting condition and preventing conduction by said first transistor until said capacitor is discharged below a predetermined value.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×