×

MEMORY SYSTEM

  • US 3,824,375 A
  • Filed: 08/28/1970
  • Issued: 07/16/1974
  • Est. Priority Date: 08/28/1970
  • Status: Expired due to Term
First Claim
Patent Images

1. A memory system, comprising:

  • a cyclic memory means for storing information relating to a plurality of accounts, each account being assigned an account number or identification word comprised of a predetermined number of decimal digits or characters, each decimal digit or character being comprised of a predetermined number of bits, the account number of each account being the address of the account in said cyclic memory means;

    read means for cyclically reading the account numbers and applying the account numbers to a buss;

    a plurality of comparator storage means connected to said buss for simultaneously receiving the account number being read by said read means, each of said plurality of comparator storage means being operative to store a complete account number;

    a plurality of input storage means for receiving account numbers from a plurality of remote sources, each of said plurality of input storage means being operative to store a complete account number;

    a plurality of account number comparators, the number of comparator storage means, input storage means and account number comparators being equal, each account number comparator being provided with a predetermined number of stages sufficient to compare all of the bits of an account number, each of said account number comparators being provided with a first and second set of input terminals and an output terminal, said first set of input terminals of each of said account number comparators being connected to one of said plurality of comparator storage means, said second set of input terminals of each of said account number comparators being connected to one of said plurality of input storage means, each of said account number comparators generating a coincidence signal on said output terminal in response to the detection of coincidence between account numbers on said first and second sets of input terminals, and means responsive to the generation of a coincidence signal.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×