×

ASYNCHRONOUS INTERNALLY CLOCKED SEQUENTIAL DIGITAL WORD DETECTOR

  • US 3,855,576 A
  • Filed: 05/29/1973
  • Issued: 12/17/1974
  • Est. Priority Date: 05/29/1973
  • Status: Expired due to Term
First Claim
Patent Images

1. A detector for detecting first and seocnd predetermined digital words within a train of signals wherein the digits in said words each have a predetermined time period, said detector including in combination;

  • clock means for developing a plurality of first clOck pulses during the interval of one of said digit time periods, sample and storage means for receiving said train of signals, said sample and storage means being coupled to said clock means and responsive to each of said first clock pulses to sample the signals in said train of signals coupled thereto and store a digital signal corresponding to said sampled signal, memory means for storing digital words corresponding to said predetermined digital words, and comparison means coupled to said sample and storage means and said memory means and operative between said first clock pulses to compare said digital signals in said sample and storage means with a first digital word in said memory means, said comparison means being operative in response to a correlation between said digital signals in said sample and storage means and said first digital word to count a first time period at least as long as the time period of the second digital word and develop a first timing signal, said comparison means being further operative in response to said first timing signal to compare the digital signals in said sample and storage means with the second digital word in said memory means and develop a detection signal in response to a correlation therebetween.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×