Fast search and lock-on means for distance measuring equipment

• US 3,936,823 A
• Filed: 08/01/1974
• Issued: 02/03/1976
• Est. Priority Date: 08/01/1974
• Status: Expired due to Term

• Current Assignee: Rockwell International Corporation
• Original Assignee: Rockwell International Corporation
• Inventors: Weber, Charles A.
• Primary Examiner(s): Tubbesing, T. H.
• Application Number:
  US05/494,262
• Time in Patent Office: 551 Days
• Field of Search: 343/7.3
• US Class Current: 342/97
• CPC Class Codes: G01S 13/70 for range tracking only
• CPC Class Codes: G01S 13/785 Distance Measuring Equipment [DME] systems

Abstract

A fast search system for DME generates range gates at the time an analog sweep voltage rises to the magnitude of an analog integrator waveform, the latter having a slope less than that of the sweep voltage and provided with a constant current source input. The current source is selectively inhibited by digital control means responsive to the relative time occurrence of range gates and reply pulses such that the range gate occurs during an instant interrogation period at a point in time corresponding to a predetermined percentage of the time at which appeared the first received reply pulse in a preceding interrogation period.

Claims

1. In an electronic ranging system, means for generating a range gate in time synchronism with replies to successive transmitted pulses, comprising voltage sweep generating means responsive to the time occurrence of an initial and subsequent ones of said transmitted pulses to generate a sweep output waveform having a predetermined slope, reference voltage generating means responsive to an initial transmitted pulse to generate a reference output waveform having a slope less than that of said sweep generator output waveform, range gate generating means responsive to the relative magnitudes of said reference and sweep generating means to generate said range gate, means responsive to successive ones of said range gates to enable said reference voltage generating means, and means responsive to the first reply pulse received after the generation of successive ones of said range gates to disable said reference voltage generating means

2. Means as defined in claim 1 comprising reset means from said sweep generating means and said reference voltage generating means whereby the respective outputs therefrom are reset to zero upon rising to a predetermined maximum voltage level.

3. Means as defined in claim 2 comprising voltage comparison means receiving the outputs of said sweep generating means and said reference voltage generating means and producing an output signal when the magnitude of said sweep output exceeds that of said reference voltage generating means output, and said range gate generating means being responsive to the initiation of said comparator output signal to generate a range gate of predetermined time duration.

4. Means as defined in claim 1 wherein said reference voltage generating means comprises a signal integrator, a predetermined constant input signal source supplying an input to said integrator, and said input signal source being selectively enabled and disabled by said range gate generation responsive means and said first reply pulse responsive means.

5. Meas as defined in claim 4 wherein said integrator input signal source comprises a constant current generator, said constant current generator when enabled applying a predetermined input current to said integrator, said constant current generator when disabled applying zero input current to said integrator.

6. Means as defined in claim 5 wherein said selective integrator enablement and disablement means comprises logic means responsive to said range gate generation and said first reply pulse reception to selectively enable and disable said constant current generator.

7. Means as defined in claim 6 wherein said logic means comprises logic level voltage generation means, said logic level voltage generation means receiving said reply pulses and range gate as respective inputs thereto and being responsive to the first reply pulse received after each said transmitted pulse to provide a first logic level output and responsive to successive ones of said range gates to provide a second logic voltage output level, the output from said logic level voltage generation means being applied as a selective inhibit input to said constant current generator.

8. Means as defined in claim 7 wherein said logic means comprises a set/reset flip-flop, said received reply pulses and range gates being applied to an individual one of the reset and set input terminals of said flip-flop, and one of said Q and Q outputs from said flip-flop comprising said selective inhibit input to said constant current generator.

9. Means as defined in claim 8 further including lock-on criterion logic circuitry, said reply pulses and range gates being applied as inputs to said lock-on criterion logic circuitry, said lock-on criterion logic circuitry comprising logic circuit means repsonsive to a range gate time synchronous one of said receive pulses to initiate and maintain an output logic level over a period of time defined by a predetermined number of succeeding transmitted pulses, and means applying the output of said logic circuit means as a further selectively disabling input to said signal integrating means.

10. Means as defined in claim 9 further including means responsive to a predetermined ratio of range gate synchronous replies to successive pulse transmissions to provide a further sustained logic level output, and means applying said sustained logic level output as a still further selectively disabling input to said signal integrating means.