Programmable logic controller

• US 3,942,158 A
• Filed: 05/24/1974
• Issued: 03/02/1976
• Est. Priority Date: 05/24/1974
• Status: Expired due to Term

• Current Assignee: Allen-Bradley Company (Rockwell Automation, Inc.)
• Original Assignee: Allen-Bradley Company (Rockwell Automation, Inc.)
• Inventors: Dummermuth, Ernst
• Primary Examiner(s): Malzahn, David H.
• Application Number:
  US05/473,149
• Time in Patent Office: 648 Days
• Field of Search: 340/172.5
• US Class Current: 710/19
• CPC Class Codes: G05B 19/05 Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
• CPC Class Codes: G05B 2219/1103 Special, intelligent I-O processor, also plc can only access via processor
• CPC Class Codes: G05B 2219/1159 Image table, memory

Abstract

A programmable controller includes a processor which executes a control program to alter the state of an output image table stored in a read/write memory in response to the state of an input image table stored in the memory. An input/output scanner circuit connects directly to the read/write memory and periodically steals a memory cycle from the processor to couple the status of input and output devices with corresponding bits in the input and output image tables. The rate at which the scanner circuit operates is independent of the processor speed and is selected to accommodate the input/output interface circuitry on the programmable controller.

Claims

1. A programmable controller for operating a controlled system having a plurality of input and output devices the combination comprising:

a random access memory which stores a set of instructions that comprise a control program, which stores a first set of status bits that comprise an input image table and that correspond to input devices on the controlled system, and which stores a second set of status bits that comprise an output image table and that correspond with output devices on the controlled system;

a processor connected directly to said random access memory and including means for continuously cycling said random access memory to execute said control program and to thereby update the status of said output image table in response to the status of said input image table;

interface circuitry connected to the input and output devices on said control system for converting signals from said input devices which are indicative of their status to corresponding logic level signals and for converting logic level signals to signals for driving said output devides to an indicated status; and

a scanner circuit connected directly to said random access memory and to said interface circuitry, said scanner circuit including means connected to said processor for interrupting the operation of said processor to steal a memory cycle, date input means operable during an interrupt to couple the status of selected input devices from said interface circuit to the input image table, and data output means operable during an interrupt to couple the status of selected bits in said output image table to the interface circuit for driving corresponding selected output devices on said controlled system, wherein the status bits which comprise said input and output image tables are stored in separately addressable lines in said random access memory, each of which lines contains a plurality of status bits, said scanner circuit includes an I/O address counter which addresses one line in said random access memory during each interrupt, and all the status bits in said addressed line are coupled with said interface circuit during the interrupt.

2. The programmable controller as recited in claim 1 in which the scanner circuit continuously and relatively periodically interrupts the operation of the processor, said I/O address counter alternately addresses lines in said input image table and output image table, and said scanner circuit includes means for enabling said data input means and said data output means during alternate interrupts.

3. In a programmable controller, the combination comprising:

means for storing an input image table which stores the status of input devices connected to the programmable controller;

means for storing an output image table which stores the status of output devices connected to the programmable controller;

means for storing a control program containing a plurality of program instructions;

a processor for sequentially and cyclically executing the program instructions, said processor including means connected to said input image table storage means for examining the status of selected bits stored therein in response to selected program instructions and including means connected to said output image table storage means for setting the status of selected bits stored therein in response to other selected program instructions; and

a scanner circuit connected to said input and output image table storage means and said processor, said scanner circuit including means for periodically interrupting the operation of said processor, means for coupling the status of selected bits stored in said input image table storage means with input devices connected to said programmable controller during an interrupt, and means for coupling the status of selected bits stored in said output image table storage means with output devices connected to said programmable controller during an interrupt.

4. The programmable controller as recited in claim 3 in which said scanner circuit includes counter means connected to said input and output image table storage means for selecting a set of bits stored therein during each interrupt, and said scanner circuit includes means for advancing said counter means between interrupts to select another successive set of bits stored in said input and output image table storage means during the next interrupt.

5. The programmable controller as recited in claim 4 in which an interface rack connects said scanner circuit coupling means to a set of said input devices, and said interface rack includes an adapter circuit which generates a strobe signal to said scanner circuit when data is coupled from said input devices in said set, and said means for advancing said counter means is responsive to said generated strobe signal to advance said counter means.

6. The programmable controller as recited in claim 5 in which said interface rack also connects said scanner circuit coupling means to a set of said output devices, and the adapter circuit generates a strobe signal to said scanner circuit when data is coupled to said set of output devices by said scanner circuit, and said means for advancing said counter means is responsive to said generated strobe signal to advance said counter means.

7. A programmable controller, the combination comprising:

a random access memory which stores a control program comprised of a plurality of program instructions, an input image table that contains a plurality of status bits which correspond to input devices connected to the programmable controller, and an output image table that contains a plurality of status bits that correspond to output devices connected to the programmable controller;

a processor connected to said random access memory and including a program instruction counter for sequentially reading said program instructions out of said memory, means for examining the logic state of selected status bits in said input image table in response to selected program instructions read from said memory, and means for setting the logic state of selected status bits in said output image table in response to other selected program instructions read from said memory; and

a scanner circuit connected to said random access memory and including I/O address counter means for selecting sets of status bits in said output image table and said input image table, said scanner circuit further including interrupt means connected to said processor for generating a request signal to said processor, said scanner circuit also including coupling means operable in response to a grant signal received from said processor to couple a selected set of status bits in said image tables with their corresponding input and output devices.

8. The programmable controller as recited in claim 7 which includes an interface rack connected to said scanner circuit and connected to a plurality of sets of input and output devices connected to the programmable controller, said interface rack including means responsive to the I/O address counter means in said scanner circuit for coupling one of said sets of devices to said scanner circuit.

9. The programmable controller as recited in claim 8 in which an I/O data bus couples status data between said interface rack coupling means and said scanner circuit coupling means and a memory data bus couples status data between said scanner circuit coupling means and said random access memory, and in which said scanner circuit coupling means includes data in gate means for coupling status data on said I/O data bus to said memory data bus and data out gate means for coupling status data on said memory data bus to said I/O data bus.

10. The programmable controller as recited in claim 9 in which said scanner circuit includes control means for alternately executing a data output sequence and a data input sequence, said control means being connected to said interrupt means, connected to said data in gate means and connected to said data out gate means, and being operable to enable said interrupt means and said data out gate means during said data output sequence, and to enable said interrupt means and said data in gate means during said data input sequence.

11. The programmable controller as recited in claim 10 in which said control means includes means connected to said interface rack for generating a data out signal to said interface rack during said data output sequence and for generating a data in signal to said interface rack during said data input sequence, and said interface rack includes gate means connected to said control means for receiving said data in and data out signals and generating a strobe signal to said scanner circuit which initiates the next data input or data output sequence.

12. The programmable controller as recited in claim 11 in which said scanner circuit control means includes time delay means connected to the interface rack gate means, said time delay means being reset at the commencement of each data output and data input sequence and including means for initiating the next data transfer sequence when no strobe signal is received from said interface rack and a preset time interval elapses.

13. The programmable controller as recited in claim 7 in which said processor includes memory cycle counter means for cycling the random access memory a predetermined number of times in response to an operation code in each program instruction read from said memory, and including enabling means for incrementing said program instruction counter after each program instruction is completely executed.

14. The programmable controller as recited in claim 13 in which said memory cycle counter means connected to said scanner circuit includes means for receiving said request signal from said scanner circuit and generating said grant signal to said scanner circuit after the program instruction then being executed is completed.

15. A programmable controller, the combination comprising:

a random access memory which stores a control program comprised of a plurality of program instructions, an input image table that contains a plurality of status bits which correspond to input devices connected to the programmable controller, and an output image table that contains a plurality of status bits that correspond to output devices connected to the programmable controller;

a processor connected to said random access memory and including a program instruction counter for sequentially reading said program instructions out of said memory, means for examining the logic state of a selected status bit in said input and output image tables in response to a selected program instruction read from said memory, and means for setting the logic state of a selected status bit in said output image table in response to another selected program instruction read from said memory; and

a scanner circuit connected to said random access memory and said processor, said scanner circuit including I/O address counter means for selecting a set of status bits in said input and output image tables and for concurrently selecting the corresponding set of devices on the controlled system, said scanner circuit also including means for coupling said selected set of status bits between said input and output image tables and its corresponding set of devices.

16. The programmable controller as recited in claim 15 which includes a plurality of interface racks, each interface rack including:

means for coupling a selected one of a plurality of sets of devices on said controlled system to said scanner circuit coupling means; and

means responsive to said I/O address counter means for selecting said one set of devices for coupling to said scanner circuit,

wherein said scanner circuit includes means for periodically advancing said I/O address counter means to sequentially select each set of devices in each interface rack.

17. The programmable controller as recited in claim 16 in which each interface rack includes means connected to said scanner circuit for generating a rack present signal and said scanner circuit includes means for receiving said rack present signal and means for advancing said I/O address counter in increments in one when said rack present signal is received and for advancing it in increments of more than one when said rack present signal is not received.

18. A programmable controller for operating a controlled system, the combination comprising:

a random access memory which stores a set of instructions that comprise a control program, which stores an input image table that contains status bits that correspond to input devices on the controlled system, and which stores an output image table that contains status bits that correspond to output devices on the controlled system, said control program including status bit instructions which identify a selected status bit to be operated upon and which includes an operation code that identifies a selected operation to be performed on the identified status bit;

a processor connected directly to the random access memory and including program instruction counter means for sequentially reading out of memory said control program insructions, means responsive to status bit instructions read from said memory for reading out of memory the selected status bit identified by a status bit instruction, and means responsive to the operation code in a status bit instruction read from memory for performing the identified selected operation on the identified status bit read from said memory, said processor being operable to cyclically execute the control program and to thereby continuously update the status of the output image table in response to the status of the input image table; and

a scanner circuit connected directly to said random access memory and coupled to the input and output devices on the controlled system, said scanner circuit having I/O address counter means for addressing sets of status bits in said random access memory and scanner control means connected to said processor and said random access memory for periodically interrupting operation of said processor and coupling an addressed set of status bits between said random access memory and the controlled system.

19. The programmable controller as recited in claim 18 in which said processor means for performing the identified selected operation in each status bit instruction includes means for decoding the operation code in each program instruction read from the random access memory and a logic unit which is connected to the decoding means and is connected to receive each selected status bit read from the random access memory, said logic unit comprising:

a rung flip-flop connected to receive a selected status bit at an input when enabled;

a branch flip-flop connected to receive a selected status bit at an input when enabled;

gate means connected to said operation decoder and responsive to BST and BND operation codes in program instructions read from the memory to enable said rung flip-flop and said branch flip-flop;

a branch store flip-flop having an input connected to said branch flip-flop and being responsive to a BST operation code in a program instruction read from memory to store the logic state of said branch flip-flop;

gate means connected to said branch flip-flop and said branch store flip-flop for coupling the logic state of each to said rung flip-flop in response to a BND operation code in a program instruction read from memory; and

gate means connected to said rung flip-flop for driving a status bit selected by a status bit instruction read from memory to a logic state determined by the state of the rung flip-flop and the operation code in the same status bit instruction read from memory.

20. The programmable controller as recited in claim 18 in which said processor means for performing the identified selected operation in each status bit instruction includes means for decoding the operation code in each program instruction read from the random access memory by said program instruction counter means;

and a memory cycle counter which connects to said random access memory, connects to said program instruction counter means and connects to said operation decoding means;

said memory cycle counter being responsive to each selected operation code in a program instruction read from memory to cycle the memory a preset number of times to execute the instruction and including means for advancing said program instruction counter means after the execution of each instruction.

21. The programmable controller as recited in claim 20 in which said memory cycle counter includes means connected to said scanner control means for receiving and storing an interrupt request signal from said scanner circuit and for granting a memory cycle to said scanner circuit when the program instruction then being executed is completed.