Electronic security control system

• US 3,953,769 A
• Filed: 07/29/1974
• Issued: 04/27/1976
• Est. Priority Date: 07/29/1974
• Status: Expired due to Term

• Current Assignee: Sargent & Greenleaf, Inc. (Stanley Black & Decker, Inc.)
• Original Assignee: Sargent & Greenleaf, Inc. (Stanley Black & Decker, Inc.)
• Inventors: Sopko, Riley M.
• Primary Examiner(s): Miller, J. D.
• Assistant Examiner(s): Moose, Harry
• Application Number:
  US05/492,422
• Time in Patent Office: 638 Days
• Field of Search: 317/134, 317/151, 317/DIG. 4, 317/DIG. 6, 340/164 R, 340/168 B, 340/147 MD, 340/149 R, 340/149 A, 340/274 R, 340/274 C, 70/277, 70/278, 58/152
• US Class Current: 340/5.28
• CPC Class Codes: G07C 9/00674 with switch-buttons

Abstract

Actuation of an electrically operated lock is controlled by an electronic permutation circuit including an array of code entry push-button switches disposed for operation at the entrance to a secured area and a plurality of code selector switches mounted inside the secured area for setting a predetermined code sequence. If the correct code sequence is entered, corresponding to the setting of the code selector switches, an electronic counter is sequentially advanced to a selected terminal state determined by a code length selector switch which is connected to and for operating the electrically controlled lock. The time interval during which the lock is electrically actuated may be selected by a latch time selector switch mounted along with the code selector switches inside the secured area. The occurence of a preselected number of errors during code entry, a number which may be set by a selector switch mounted along with the other selector switches, provides for activating a penalty period during which the entire system is disabled and inoperable. The duration of the penalty time may also be varied by another selector switch. A common counting circuit is employed for the error count, penalty time and latch time modes of the system. For driving a solenoid-type lock or latch, output circuitry is provided in one embodiment to include a transistorized latch driver circuit for developing a surge current for instantaneous, positive opening of the solenoid lock or latch. In another embodiment, a digital clock and display having a 24 hour timing format is provided in combination with an elapsed day counter circuit to permit use of the system as a time lock. Opening of the lock is inhibited until the expiration of a preselected time interval which may be set to a desired number of elapsed days, hours and minutes.

Claims

1. In a security control system having an electrically operated lock means and code input means for selectively and sequentially energizing a plurality of input lines in accordance with a predetermined combination code, the combination therewith comprising:

valid sequence counter means having a plurality of output states and an input connected and responsive to the plurality of input lines for causing said counter means to successively assume each of its counting states in response thereto;

error detection means connected between said input lines and the output states of said valid sequence counter means for detecting the erroneous energization of one of said input lines not in conformance with the predetermined code and for disabling the control system in response thereto;

error processing circuit means coupled to the output of said error detection means including means for accumulating a preselected number of error indicating signals from said error detection means, said error processing circuit means being coupled to said valid sequence counter means for disabling said valid sequence counter means in response to said accumulation of said preselected number of error indicating signals; and

output means for selectively connecting one of the output states of said valid sequence counter means to and for operating said electrically operated lock means, whereby said valid sequence counter means must be successfully advanced to the above-mentioned selected output state without prior disablement of the control system in order to successfully operate the electrically operated lock means.

2. In the security control system of claim 1, the combination further comprising, a manually operated code length selector switch means connected between the output states of said valid sequence counter means and said electrically operated lock means to enable the operation of the lock means after energization of a preselected number of said input lines by said code input means.

3. In the security control system of claim 1, the combination further comprising code combination selector switching means connected between the plurality of output states of said valid sequence counter means and said error detection means in order to permit changing of the predetermined combination code which will successfully advance the valid sequence counter means to be selected output state before displacement of the control system by said error detection means.

4. In the security control system of claim 1, said error processing circuit means further including means for selecting the number of error indicating signals which must be produced by said error detection means prior to disabling said valid sequence counter means.

5. In the security control system of claim 1, said error processing circuit means further including means for maintaining the disablement of said valid sequence counter means for a penalty time interval measured by said error processing circuit means.

6. In the control system of claim 5, said error processing circuit means further including means for selecting the duration of said penalty time.

7. In the security control system of claim 1, the combination further comprising:

inhibit circuit means connected to said output means and being initially disposed in an inhibit condition in which the operation of said output means is inhibited and the electrically operated lock means cannot be operated thereby and said inhibit circuit means capable of being disposed in an enable condition to which said output means will operate said electrically operated lock means in response to the selected output state of said valid sequence counter means;

a digital clock circuit means having a timing cycle based on a 24 hour period;

said clock circuit means including an output means for issuing a periodic timing signal and including setting means for setting said circuit means to issue such timing signal at a preselected time during each said 24 hour period;

display means for displaying the instantaneous time associated with said clock circuit means and for displaying said preselected time to which said clock circuit means is set to issue said timing signal;

day counter means having a clocking input connected to receive said periodic timing signals and having a plurality of output states for registering the accumulated number of timing signals received by said day counter means corresponding to the number of days elapsed;

day selector switch means connected to said day counter means for selectively responding to one of said output states of said day counter means;

said inhibit circuit means being connected to said day selector means and being responsive to said day counter means assuming the output state selected by said day selector switch means to assume said enable condition, whereby said electrically operated lock means may be successfully operated by said code input means only after the expiration of the preselected time and day to which said clock circuit means and said day counter means have been set.

8. In the security control system of claim 7, said clock circuit means being provided by a solid state, integrated, alarm clock circuit and said periodic timing signal being provided by the alarm trigger signal output of said circuit.

9. In the security control system of claim 1, said output means including an electric solenoid driver circuit for energizing a solenoid associated with said electrically operated lock means, said solenoid driver circuit comprising:

switched serial discharge circuit path means adapted to be serially connected to said solenoid and including a transistor switching means for switching said circuit path means between a relatively high impedance normal state and a relatively low impedance discharge state;

a capacitive charge storage means for accumulating an electrical charge and for being connected across said discharge circuit path means for dumping said electrical charge through said solenoid in response to said transistor switching means being switched to its low impedance discharge state.

10. In the control system of claim 9, said transistor switching means comprising a pair of transistors connected as a Darlington pair, and further including a transistor circuit connected to and for driving said Darlington pair of transistors in response to said output means and having a first electrical drive stage in which said Darlington pair of transistors is driven to said relatively low impedance discharge state by capacitive saturation of the base of a first of said Darlington pair of transistors and a second stage of electrical drive in which a regulated voltage is applied to the base of said first transistor of said Darlington pair to sustain said pair of transistors in said relatively low impedance discharge state following the first stage saturation drive.

11. In the control system of claim 9, said capacitive charge storage means comprising a capacitor for accumulating said electrical charge, a voltage regulator means for charging said capacitor from a voltage supply, and a discharge diode connecting said capacitor to said discharge circuit path means for causing said capacitor to be charged through said voltage regulator means and yet permitting direct discharge of said capacitor through said discharge circuit path means in which said voltage regulator means is electrically bypassed.

12. In the security control system of claim 1 in which said code input means is provided by manually actuated push-button means and wherein the predetermined combination code is developed by sequential actuation of said push-button means, the combination further comprising:

an operate circuit means including an operate timer circuit connected to respond to energization of any one of said plurality of input lines associated with said code input means and said manual actuator means;

said operate circuit means having a disable mode and an enable mode, said operate circuit means being connected to said valid sequence counter means for disabling operation of said counter means in said disable mode and being connected to said plurality of input lines for responding to energization of any one thereof to assume said enable mode in which said valid sequence counter means is enabled; and

said timer circuit of said operate circuit means functioning to maintain said operate circuit means in its enable mode for a predeteremined interval following energization of any one of said input lines, whereby the correct combination code sequence must be entered by successive actuation of said push-button means so that the proper input lines are each energized within the time interval determined by said timer circuit of said operate circuit means.

13. In a security control system having an electrically operated lock and code input means mounted for access outside a secured area and a control circuit mounted for access only inside the secured area, the combination comprising:

said code input means including a plurality of input lines connected to said control circuit in which the individual lines may be selectively energized in accordance with a predetermined code;

said control circuit including a valid sequence counter means having a clocking input connected jointly to a plurality of said input lines and having a preselected number of output states and associated output lines;

said control circuit further including a plurality of error detection gate means each having an input connected to said input line and another input adapted to be connected to a preselected one of said counter means output lines to cause said gate means to issue an error indicating signal in response to energization of an input thereof by the associated input line unless disabled by the appropriate output state of said counter means having the associated output line thereof connected to the other input of said gate means;

said control circuit further including error processing and timing circuit means connected to said gate means and responsive to a preselected number of error indicating signals to disable said valid sequence counter means; and

output circuit means for operating said lock means, said output circuit means being connected to a preselected one of said output states of said counter means designated as a terminal state so as to activate said output circuit means only upon said counter means being clocked to said preselected terminal state, whereby said electrically operated lock means is opened only after successfully clocking said counter means by said code input means through said plurality of states to reach said preselected terminal state without causing said error counting circuit means to disable said sequence counter means.

14. In the control system of claim 13, said control circuit further comprising a code length selector switch means mounted so as to be accessible only inside the secured area and providing for selectively connecting any individual one of said output lines of said valid sequence counter means to said output circuit means, thereby enabling a preselected one of said output states of said counter means to function as said terminal state.

15. In the security control system of claim 13, said error processing circuit means comprising:

a multi-function counter means including a plurality of output states, an error number selection switch means, a penalty time selection switch means, a penalty time activate circuit means and a clock generator circuit means;

said multi-function counter means having a clocking input connected to and for being clocked by said error detection gate means and by said clock signal generator means and having a plurality of counting modes including an error counting mode and a penalty time counting mode;

said multi-function counter means in its error counting mode being connected to and cooperating with said error number selection switch means to register the number of error indicating signals set by said error number selection switch means and to cause said disabling of said valid sequence counter means in response thereto;

said penalty time activate circuit means being connected to said multi-function counter means and to said error number selection switch means and to said clock signal generator means to activate said clock signal generator means in response to said multi-function counter means registering the set number of error indicating signals;

said multi-function counter means in its penalty time counting mode being connected to and cooperating with said penalty time selection switch means to register a preselected number of clock signals issued by said clock signal generator means, said number of clock signals corresponding to a desired penalty time period; and

penalty time termination circuit means connected to said multi-function counter means and to said penalty time switch means for enabling said valid sequence counter means in response to said multi-function counter means registering said preselected number of clock signals, whereby said valid sequence counter means is restored upon expiration of said penalty time to a condition for accepting another code entry attempt.

16. In the security control system of claim 15, said output circuit means including a latch activate circuit means having a normal unactivated state and being responsive to said preselected terminal state of said valid sequence counter means to assume an active state in which said electrically operated lock means is operated;

said error processing circuit means further comprising a latch time selector switch means connected to and for providing said multi-function counter means with a latch time counting mode;

said latch activate circuit means being connected to and for activating said clock signal generator means along with operating said lock means;

said multi-function counter means in its latched time counting mode being connected to and for cooperating with said latch time selector switch means to register a selected number of clock generator signals set by said latch time selector switch and corresponding to a desired latch time; and

said latch activate circuit means being responsive to said multi-function counter means registering said set number of clock generator signals to resume its normal inactive state, whereby the time during which said electrically operated lock is unlatched is set by said latch time selector switch.

17. In the security control system of claim 16, said error number selection switch means, penalty time selection switch means and latch time selection switch means including manual actuators mounted for manual operation inside said secured area for setting said control circuit to a desired security level.

18. In the security control system of claim 15, said multi-function counter means comprising a single electronic counter having a clocking input and plurality of output states, and said error number and penalty time selection switches having common connections to said plurality of output states of said single electronic counter, whereby only one counter is required to perform the two different functions of error counting and penalty time counting.

19. In the security control system of claim 16, said multi-function counter means comprising a single electronic counter having a plurality of output states and each of said error selection switch means, penalty time switch means and latch time switch means having common connections to said plurality of output states, whereby the single counter performs the three different functions of error counting, penalty time counting and latch time counting.

20. In a security control system having an electrically operated lock means and code input means for selectively and sequentially energizing a plurality of input lines in accordance with a predetermined combination code, the combination therewith comprising:

valid sequence counter means having a plurality of output states and an input connected and responsive to the plurality of input lines for causing said counter means to successively assume each of its counting states in response thereto;

error detection means connected between said input lines and the output states of said valid sequence counter means for detecting the erroneous energization of one of said input lines not in conformance with the predetermined code and for disabling the control system in response thereto;

error processing circuit means connected to said error detection means for receiving error indicating signals therefrom;

said error processing circuit means having a multi-function counter means with a plurality of output states, an error number selection switch means, a penalty time selection switch means, a penalty time activate circuit means and a clock generator circuit means;

said multi-function counter means having a clocking input connected to and for being clocked by said error detection means in response to said error indicating signals and by clock signals from said clock signal generator means and said multi-function counter means further having a plurality of counting modes including an error counting mode and a penalty time counting mode;

said multi-function counter means in its error counting mode being connected to and cooperating with said error number selection switch means to register the number of error indicating signals set by said error number selection switch means and to cause disabling of said valid sequence counter means in response thereto;

said penalty time activate circuit means being connected to said multi-function counter means and to said error number selection switch means and to said clock signal generator means to activate said clock signal generator means in response to said multi-function counter means registering the set number of error indicating signals;

said multi-function counter means in its penalty time counting mode being connected to and cooperating with said penalty time selection switch means to register a predetermined number of clock signals issued by said clock signal generator means, said number of clock signals corresponding to a desired penalty time period;

penalty time terminating circuit means connected to said multi-function counter means and to said penalty time switch means for enabling said valid sequence counter means in response to said multi-function counter means registering said preselected number of clock signals, whereby said valid sequence counter means is enabled upon expiration of the penalty time and said control system is restored to a condition for accepting another code entry attempt; and

output means for selectively connecting one of the output states of said valid sequence counter means to and for operating said electrically operated lock means, whereby said valid sequence counter means must be successfully advanced to the above-mentioned selected output state without prior disablement of the control system in order to successfully operate the electrically operated lock means.

21. In a security control system in which an electric solenoid serves as a selectively operated electrical lock, a solenoid driver circuit for energizing said solenoid comprising:

switched serial discharge circuit path means adapted to be serially connected to said solenoid and including a transistor switching means for switching said circuit path means between a relatively high impedance normal state and a relatively low impedance discharge state, said transistor switching means comprising, a pair of transistors connected as a Darlington pair, and further including a transistor circuit connected to and for driving said Darlington pair of transistors in response to an electrical actuating signal, said transistor circuit having a first electrical drive stage in which said Darlington pair of transistors is driven to said relatively low impedance discharge state by capacitive saturation of the base of a first of said Darlington pair of transistors and a second stage of electrical drive in which a regulated voltage is applied to said base of said first transistor of said Darlington pair to sustain said pair of transistors in said relatively low impedance discharge state following the initial saturation drive; and

a capacitive charge storage means for accumulating an electrical charge and for being connected accross said discharge circuit path means for dumping said electrical charge through said solenoid in response to said transistor switching means being switched to its low impedance discharge state.

22. In the control system of claim 21, said capacitive charge storage means comprising a capacitor for accumulating said electrical charge, a voltage regulator means for charging said capacitor from a voltage supply, and a discharge diode connecting said capacitor to said discharge circuit path means for causing said capacitor to be charged through said voltage regulator means and permitting direct discharge of said capacitor through said diode to said discharge circuit path means in which said voltage regulator means is electrically bypassed.