Pipeline walsh-hadamard transformations
First Claim
Patent Images
1. A machine for receiving an input sequence signal of serial, data samples, there being 2P signals in each sequence, and for producing therefrom a serial output signal representative of the sequency ordered coefficients of a binary, orthogonal transform of said input data signals, comprising in combination:
- a. an ordered set of p signal processing modules, each of said processing modules having an associated order number i (i = 1, p), each of said modules further having a signal input port, a signal output port, and control input ports;
said modules being connected in an ordered cascade, wherein said input sequence signal is applied to said signal input port of the first ordered of said modules and said output signal is received from said signal output port of the pth ordered of said modules, each of said signal processor modules further comprising;
an ordered set of 2i signal storage elements, where i represents the order number of said signal processor module, said storage elements being organized as a first ordered subset comprising the 2i-1 lowest ordered storage elements of said set and a second ordered subset comprising the 2i-1 highest ordered storage elements in said set;
switching means connected for sequentially applying signals from said input port to each of said storage elements in said ordered set in order and in response to signals from said control ports;
arithmetic circuit means, connected for sequentially receiving pairs of signals from pairs of said storage elements, said pairs of said storage elements including correspondingly ordered storage elements taken from said first subset and from said second subset, and for producing therefrom, at the output port of said signal processor module and in response to signals from said control port, a sum signal representative of the sum of said pair of signals and a difference signal representative of the difference of said pair of signals;
b. control means connected for providing a plurality of control signals to the control signal ports of each of said signal processor modules, said control signals being connected to induce said arithmetic means to sequentially produce said sum signals and said difference signals from each of said received pairs of signals whereby said signals transform coefficients of said input sequence of data signals are extracted.
0 Assignments
0 Petitions
Accused Products
Abstract
A machine for generating sequency ordered Walsh transform coefficients from an input data sequence comprises an ordered cascade of identically configured signal processor modules. Each module receives two sequency ordered transform blocks of Walsh transform co-efficients and by alternately adding and subtracting corresponding elements in those blocks produces the transform co-efficients of next higher order.
-
Citations
21 Claims
-
1. A machine for receiving an input sequence signal of serial, data samples, there being 2P signals in each sequence, and for producing therefrom a serial output signal representative of the sequency ordered coefficients of a binary, orthogonal transform of said input data signals, comprising in combination:
-
a. an ordered set of p signal processing modules, each of said processing modules having an associated order number i (i = 1, p), each of said modules further having a signal input port, a signal output port, and control input ports;
said modules being connected in an ordered cascade, wherein said input sequence signal is applied to said signal input port of the first ordered of said modules and said output signal is received from said signal output port of the pth ordered of said modules, each of said signal processor modules further comprising;an ordered set of 2i signal storage elements, where i represents the order number of said signal processor module, said storage elements being organized as a first ordered subset comprising the 2i-1 lowest ordered storage elements of said set and a second ordered subset comprising the 2i-1 highest ordered storage elements in said set; switching means connected for sequentially applying signals from said input port to each of said storage elements in said ordered set in order and in response to signals from said control ports; arithmetic circuit means, connected for sequentially receiving pairs of signals from pairs of said storage elements, said pairs of said storage elements including correspondingly ordered storage elements taken from said first subset and from said second subset, and for producing therefrom, at the output port of said signal processor module and in response to signals from said control port, a sum signal representative of the sum of said pair of signals and a difference signal representative of the difference of said pair of signals; b. control means connected for providing a plurality of control signals to the control signal ports of each of said signal processor modules, said control signals being connected to induce said arithmetic means to sequentially produce said sum signals and said difference signals from each of said received pairs of signals whereby said signals transform coefficients of said input sequence of data signals are extracted. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A machine for sequentially receiving 2t sample blocks of an input signal representative of the values of the order t, sequency ordered Walsh transform coefficients of successive t sample blocks of a data set and for extracting therefrom serial output characters representative of the values of the successive, order 2t, sequency ordered Walsh transform coefficients of sequential, 2t sample blocks of said data set;
- wherein t = 2n, n being an interger;
comprising in combination;a first storage register comprising t ordered data storage elements; a second storage register comprising t ordered data storage elements; input switching means, connected for receiving said input signal and for transferring the values of a first block of said input samples, in order, into the ordered elements of said first storage register and for transferring the values of a next block of said input samples, in order, into the ordered elements of said second storage register; and arithmetic circuit means connected for sequentially receiving values from said ordered elements from said first storage register and for pairing said values with values received from storage elements of corresponding order in said second storage register and for sequentially producing signals representative of the sums and of the differences of said value pairs whereby said sequency ordered transform coefficients are extracted. - View Dependent Claims (16, 17, 18, 19, 20, 21)
- wherein t = 2n, n being an interger;
Specification