Pattern preliminary processing system

• US 3,973,239 A
• Filed: 10/15/1974
• Issued: 08/03/1976
• Est. Priority Date: 10/17/1973
• Status: Expired due to Term

• Current Assignee: Hitachi, Ltd.
• Original Assignee: Hitachi, Ltd.
• Inventors: Kakumoto, Shigeru, Hananoi, Toshihiro, Endou, Hirohide
• Primary Examiner(s): Boudreau, Leo H.
• Application Number:
  US05/515,075
• Time in Patent Office: 658 Days
• Field of Search: 340/146.3 MA, 340/146.3 AG, 340/146.3 R
• US Class Current: 382/275
• CPC Class Codes: G06V 30/10 Character recognition
• CPC Class Codes: G06V 30/162 Quantising the image signal

Abstract

A pattern preliminary processing system wherein high and low frequency noise other than the pattern signal from a pick-up tube are eliminated by a filtering circuit thereby to "relieve" the pattern against the background and the thus obtained pattern signal is tri-valued into signals of high, medium and low levels by means of a processing circuit having two different threshold values, and then the signal of the medium level is converted into a signal of high or low level with reference to peripheral information thereby to finally bi-value the pattern signal.

Claims

1. A pattern preliminary processing system comprising filtering means for filtering pattern signals by means of a mask, the weight of the respective regions on the mask being nearly symmetrical with respect to the center of the mask and the total weight of all regions of the mask being nearly zero so as to emphasize the variations in shade along the boundary between the pattern and background, first bi-valuing means for dividing the output of said filtering means into two values at a first threshold level, second bi-valuing means for dividing the output of said filtering means into two values at a second threshold level lower than said first threshold level, and means for classifying pattern signals between said first and second threshold levels into a first state and a second state by reference to the signal level of small regions adjacent to the regions corresponding to said pattern signals, said first state including signals above said first threshold level, said second state including signals under said second threshold level.

2. A pattern preliminary processing system according to claim 1, in which said classifying means comprises a plurality of third bi-valuing elements for dividing signals representing a plurality of small regions, adjacent to a small region which corresponds to an input signal, into two values at said first threshold level, an OR gate to which each output of said third bi-valuing elements is applied, an AND gate to which the output of said second bi-valuing means and the output of said OR gate are applied, and an OR gate to which the output of said first bi-valuing means and the output of said AND gate are applied.

3. A pattern preliminary processing system according to claim 1, in which said classifying means comprises:

a first register group including a plurality of flip-flops connected in N columns, where N is a positive integer, in such a manner that the output of said first bi-valuing means pass sequentially through said plurality of said flip-flops;

a second register group including a plurality of flip-flops connected in N columns, where N is a positive integer, in such a manner that the output of said second bi-valuing means pass sequentially through said plurality of said flip-flops;

a gate circuit including an OR gate to which the outputs of the flip-flops in the first and last stages of the first column of said first register group are applied, and an AND gate to which the output of said OR gate and the output of said second bi-valuing means are applied, the output of said AND gate being applied to said first register group;

a second gate circuit including an AND gate to which the output of the flip-flop at the Mth stage, where M is a positive integer, of each column of said second register group and the input to the flip-flop of the Mth stage, where M is a positive integer, of each column of said first register group are applied, and an OR gate to which the output of said AND gate and the output of the flip-flop at Mth stage of each column of said first register group are applied, the output of said OR gate being applied to the flip-flop at (M +

     1)th stage in each column of said first register group; and

a third gate circuit including an AND gate to which the input to the flip-flop at the first stage in each column of said first register group and the output of the flip-flop at the last stage of each column of said second register group are applied, and an OR gate to which the output of said AND gate and the output of the flip-flop at the last stage in each column of said first register group are applied, the output of said OR gate being applied to the flip-flop at the first stage in the next column of said first register group.

4. A pattern preliminary processing system according to claim 1, further comprising a variable threshold circuit which is capable of varying the threshold levels associated with said first and second bi-valuing means in accordance with a pattern input signal.

5. A pattern preliminry processing system according to claim 4, in which said variable threshold circuit includes a plurality of bi-valuing circuits for dividing each pattern input signal into two values at different threshold levels, a plurality of counters for counting the outputs of said bi-valuing circuits, a divider circuit for producing the ratio between the counting results classified into different levels with respect to said threshold levels, and a control circuit for comparing the output of said divider circuit with a reference and changing said first and second threshold levels in accordance with the result of the comparison.

6. A pattern preliminary processing system comprising:

filtering means including a first register group for storing pattern input signals, a second register group for storing information of the weight of a mask, a circuit for multiplying the contents of said first register group by the corresponding contents of said second register group, and a circuit for adding the outputs of said multiplying circuit, so as to emphasize the variations in shade along the boundary between the pattern and background;

first bi-valuing means for dividing the output of said filtering means into two values at a first threshold level;

second bi-valuing means for dividing the output of said filtering means into two values at a second threshold level lower than said first threshold level; and

means for classifying pattern signals between said first and second threshold levels into a first state and a second state by reference to the signal level of small regions adjacent to the regions corresponding to said pattern signals, said first state including signals above said first threshold level, said second state including signals under said second threshold level.

7. A pattern preliminary processing system according to claim 6, in which said second register group contains vertically and horizontally symmetric weight information, the total of the weight being zero.

8. A pattern preliminary processing system according to claim 6, in which said second register group contains weight information having a distribution with a positive center and a negative surrounding.