×

Multiple parameter monitoring and readout system with sampling of parameters of higher priority than the highest parameter which is out of tolerance

  • US 3,988,730 A
  • Filed: 12/31/1974
  • Issued: 10/26/1976
  • Est. Priority Date: 12/31/1974
  • Status: Expired due to Term
First Claim
Patent Images

1. An adjustable length ring counter having a clock input, a program input, and a plurality of ordered outputs comprising:

  • a shift register having a plurality of ordered outputs, a clock input, and a reset input, a sequential one of the ordered outputs assuming an activated state in response to a succeeding clock input signal, the initial ordered output being activated state in response to a reset input signal, by the next clock input signal following receipt of a reset input signal,an array of logic gates, each gate having a pair of inputs and an output, the output assuming an activated state corresponding to both of its inputs assuming an activated state, the logic output otherwise inactivated,a reset logic gate having a plurality of inputs and an output, the output of the reset gate assuming an activated state corresponding to each of its inputs assuming a nonactivated state, the output otherwise assuming a nonactivated state,each shift register ordered output connected to a corresponding one of the ring counter ordered outputs,each gate first input connected to a corresponding one of the ring counter ordered outputs, the outputs of all gates connected to the shift register reset input, the second input of all other than the final gate in the array connected to a program terminal,each reset logic gate input connected to one of the counter ordered outputs other than the final ordered output which is coupled to the first input of the final logic gate in the array, the output of the reset gate connected to the second input of the final logic gate in the array,whereby with the program input inactivated, successive clock input signals cause a successive one of the counter outputs to assume an activated state until the final ordered output state whereby a subsequent clock input signal causes the initial ordered output to assume an activated state, whereas with the program input activated a subsequent clock input signal causes the initial ordered output to assume an activated state.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×