Digital beamforming system

• US 4,003,016 A
• Filed: 10/06/1975
• Issued: 01/11/1977
• Est. Priority Date: 10/06/1975
• Status: Expired due to Term

• Current Assignee: the united states of america as represented by the secretary of the navy
• Original Assignee: the united states of america as represented by the secretary of the navy
• Inventors: Remley, Winslow Rodeck
• Primary Examiner(s): Farley, Richard A.
• Application Number:
  US05/619,720
• Time in Patent Office: 463 Days
• Field of Search: 340/6 R, 340/1 R, 343/118
• US Class Current: 367/122
• CPC Class Codes: G10K 11/346 using phase variation
• CPC Class Codes: H04R 2201/401 2D or 3D arrays of transducers

Abstract

Each ring of a two ring transducer array provides signals that are bandpad filtered and hard-clipped. These signals are sampled in parallel at a predetermined frequency. The sampled signals are conducted to Adder circuits with appropriate delays being applied to predetermined signals. By sequentially changing the signals having a delay inserted and those applied directly to the Adder a 360° azimuthal scan is provided in discrete angular steps. The sums of Adders of each ring are then combined. The system provides scans in the horizontal direction and at predetermined depression/elevation angles.

Claims

1. A signal processing system comprising:

a plurality of transducers for providing a plurality of respective output signals, said transducers arranged to form an array exhibiting ring symmetry;

a plurality of filtering and clipping means to filter and clip respective transducer output signals;

a multiplexer having a plurality of input terminals, each of said multiplexer input terminals connected to a respective member of said plurality of filtering and clipping means for receiving filtered and clipped signals, said multiplexer having a plurality of output terminals that is less in number than said input terminals, each of said output terminals adapted for sequentially providing said filtered and clipped signals simultaneously at predetermined intervals;

at least one pair of delay lines connected to respective members of a pair of selected multiplexer output terminals, said pair of delay lines adapted to delay received signals for a simultaneous predetermined period of time; and

an adder connected to said pair of delay lines for receiving the delayed signals and connected directly to a second pair of selected multiplexer output terminals.

2. A signal processing system according to claim 1 wherein said delay lines comprise a plurality of shift registers.

3. A signal processing system comprising:

a plurality of transducer rings with each of said rings including a transducer array exhibiting ring symmetry and having an identical number of transducer elements;

a plurality of filtering and clipping means adapted to filter and clip respective transducer element output signals;

a plurality of multiplexer units, each of said units having a plurality of input terminals connected to a respective member of said plurality of filtering and clipping means for receiving filtered and clipped signals from the same transducer ring, each of said multiplexer units having a plurality of output terminals that is less in number than said input terminals, each of said output terminals adapted for sequentially providing said filtered and clipped signals at predetermined intervals;

a plurality of delay lines connected to a first plurality of selected multiplexer output terminals of each of said multiplexer units, said delay lines adapted to delay each received signal for a plurality of predetermined time intervals;

a first plurality of adders with each adder connected to one of said multiplexers and a plurality of said delay lines, so as to have each adder receive and add signals from a plurality of transducers on one of said plurality of transducer rings to form a signal indicative of a wavefront at a predetermined elevation angle received by the one of said plurality of transducer rings; and

a second plurality of adders connected to said first plurality of adders so as to sum respective signals of the same elevation angle.

4. A signal processing system according to claim 3 wherein said delay lines comprise a plurality of shift registers.