Wafer scale integration system
First Claim
1. In a semiconductor wafer which includes a plurality of circuit units fabricated on said wafer and a first bus for communicating with said devices an improvement comprising:
- a second bus disposed on said wafer for transmitting an identification signal to said units;
circuit means disposed on said wafer and coupled to said second bus for selectively altering said identification signal along said second bus;
whereby said circuit means may provide an identification signal to each useable circuit unit on said wafer.
0 Assignments
0 Petitions
Accused Products
Abstract
A system and method for interconnecting a plurality of separate memories (on other circuits) on a wafer so as to electrically exclude defective memories and include operative memories. A single discretionary connection is associated with each of the separate memories and such connection is made (or broken) after a memory is tested. In addition to a bidirectional memory bus used for input/output data and addresses, the wafer includes a separate identity bus used to define the memory organization. The identity bus is interconnected by a plurality of incrementers, one associated with each memory. The signal on the identity bus is incremented by useable memories and such signal is compared to an address on the bidirectional memory bus to select memories in an organized manner.
127 Citations
20 Claims
-
1. In a semiconductor wafer which includes a plurality of circuit units fabricated on said wafer and a first bus for communicating with said devices an improvement comprising:
-
a second bus disposed on said wafer for transmitting an identification signal to said units; circuit means disposed on said wafer and coupled to said second bus for selectively altering said identification signal along said second bus; whereby said circuit means may provide an identification signal to each useable circuit unit on said wafer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A circuit for electrically organizing a plurality of circuit units a semiconductor substrate where some of said units are useable and others are not useable comprising:
-
a plurality of incrementing means for either incrementing a signal or transmitting a signal unaltered said incrementing means being disposed on said substrate, and a bus means disposed on said substrate for interconnecting said incrementing means, whereby said signal on said bus may be incremented for useable circuit unit thereby providing a source of an identification signal. - View Dependent Claims (10, 11, 12, 13)
-
-
14. A circuit for organizing a plurality of memories on a semiconductor wafer where some of said memories are operable and others inoperable comprising:
-
an address and data bus disposed on said wafer, a plurality of gates for selectively coupling said address and data bus to said memories, said gates being disposed on said wafer, an identity bus disposed on said wafer, said bus including a plurality of incrementing means disposed along said identity bus, a plurality of comparator means each for comparing signals on said identity bus with signals on said address and data bus and for providing a signal to one of said memories, each said comparator means being coupled to said identity bus, and said address and data bus to a different one of said memories, a plurality of data distribution means, each being coupled to said identity bus, said address and data bus and to a different one of said memories, said distribution means for sensing a signal on said identity bus and for directing data to said address and data bus as a function of said sensed signals, whereby incremented signals along said identity bus provides unique information to each useable memory thereby organizing the useable memories in a memory system. - View Dependent Claims (15, 16, 17, 18)
-
-
19. A semiconductor wafer integration circuit disposed on a wafer with a plurality of other circuit units comprising:
-
a main bus, at least one second bus, discretionary bus connection means coupled to said main bus and said second bus for selectively permitting coupling of said main bus and said second bus; and incrementing means disposed along said second bus for selectively incrementing signals along said second bus, whereby identification information may be developed on said wafer as a function of operable circuit units and where operable busses may be selected for use with operable units. - View Dependent Claims (20)
-
Specification