×

Timing valve control system

  • US 4,012,673 A
  • Filed: 09/15/1975
  • Issued: 03/15/1977
  • Est. Priority Date: 09/15/1975
  • Status: Expired due to Term
First Claim
Patent Images

1. A control system including:

  • electronic circuitry including first output terminal means and second output terminal means;

    first manually settable switching means connected to said electronic circuitry for causing said circuitry to produce a first output pulse at said first output terminal means at spaced time intervals as established by the setting of said first manually settable switching means;

    second manually settable switching means connected to said elctronic circuitry for causing said circuitry to produce a second output pulse at said second output terminal means a predetermined time after each of the first output pulses as established by the setting of said second manually settable switching means;

    said electronic circuitry including a first frequency divider counter, means including first decoder circuit means coupled to the first frequency divider counter and to the first manually settable switching means for providing said first output pulses at said first output terminal means and for applying a reset pulse to said first frequency divider counter;

    a second frequency divider counter;

    enabling circuit means connecting said first output terminal means to said second frequency divider counter to enable said second frequency divider counter when said first output pulse is produced at said first output terminal means;

    means including second decoder circuit means coupled to said second frequency divider counter and to said second manually settable switching means for producing said second output pulse at said second output terminal means and for applying a reset pulse to said second frequency divider counter; and

    an oscillator coupled to the first and second frequency divider counters for establishing a time base for the output pulses produced at the first and second output terminal means.

View all claims
  • 7 Assignments
Timeline View
Assignment View
    ×
    ×