Inverter apparatus

• US 4,032,831 A
• Filed: 11/24/1975
• Issued: 06/28/1977
• Est. Priority Date: 11/24/1975
• Status: Expired due to Term

• Current Assignee: Tokyo Shibaura Denki Kabushiki Kaisha
• Original Assignee: Tokyo Shibaura Denki Kabushiki Kaisha
• Inventors: Kurosawa, Ryoichi, Shimamura, Takeo, Nabae, Akira, Shimizu, Ichirou
• Primary Examiner(s): Shoop, William M.
• Application Number:
  US05/635,156
• Time in Patent Office: 582 Days
• Field of Search: 318/227, 318/345 R, 321/5, 321/45 C, 321/45 ER, 321/9 A
• US Class Current: 363/2
• CPC Class Codes: H02M 7/515 using semiconductor devices only

Abstract

In an inverter apparatus including a plurality of parallel branch circuits connected across a D.C. source, each including a pair of serially connected controllable switching elements, and a plurality of semiconductor elements connected in parallel opposition with respective switching elements, a D.C. reactor is connected on the D.C. side or A.C. side of the inverter and a circuit is connected across the D.C. reactor for preventing attenuation of the current flowing through the D.C. reactor during the OFF period of the switching elements. A source of control pulses is provided for rendering ON respective controllable switching elements each for a 120° interval of the output alternating current. The source of control pulse includes means for chopping the current flowing through each controllable switching element at a predetermined modulation frequency for the former or latter 60° of the 120° interval.

Claims

1. Inverter apparatus comprising a source of direct current, a plurality of parallel branch circuits connected across said source, each branch circuit including a pair of serially connected controllable switching elements, a plurality of semiconductor elements connected in parallel opposition with respective controllable switching elements, an alternating current load connected to the junctures between said pair of serially connected controllable switching elements, a D.C. reactor connected between said source of direct current and said alternating current load, means connected across said D.C. reactor for preventing attenuation of the current flowing through said D.C. reactor, and a source of control pulses for rendering ON respective controllable switching elements in a predetermined sequence each for a 120°

interval of the output alternating current, said source of control pulse including means for chopping the current flowing through each controllable switching element at a predetermined modulation frequency for the former or latter 60°

interval of said 120°

interval.

2. The inverter apparatus according to claim 1 wherein said reactor comprises a plurality of windings wound on a common magnetic core, each one of said branch circuits includes one of said controllable switching elements and one of said semiconductor elements which are connected in series opposition, and each one of said reactor windings is connected across junctures between said serially connected controllable switching elements and semiconductor elements of adjacent branch circuits whereby when a given controllable switching element is rendered OFF, the energy stored in a reactor winding connected in series therewith is supplied to said load through a semiconductor element connected in series opposition with said given controllable switching element and a controllable switching element in another branch circuit thereby preventing attenuation of the load current.

3. The inverter apparatus according to claim 2 wherein said alternating current load is connected to one sides of respective reactor windings.

4. The inverter apparatus according to claim 2 wherein said alternating current load comprises two polyphase alternating current motors which are connected to the opposite sides of respective reactor windings.

5. The inverter apparatus according to claim 2 wherein said alternating current load is connected to the midpoints of respective reactor windings.

6. The inverter apparatus according to claim 1 wherein said D.C. reactor is connected between said source of direct current and said plurality of branch circuits and provided with a diode connected in parallel with said reactor with a polarity such that when direct current supplied from said source and flowing through said reactor is interrupted said diode establishes a circuit for not dissipating the energy stored in said reactor.

7. The inverter apparatus according to claim 1 wherein said D.C. reactor includes two reactor windings wound on a common magnetic core, one reactor winding is connected between one pole of said source of direct current and said plurality of branch circuits, and the other reactor winding is connected between the other pole of said source of direct current and the junctures between serially connected controllable switching elements of respective branch circuits through said semiconductor.

8. The inverter apparatus according to claim 1 wherein said D.C. reactor comprises first to fourth reactor windings which are wound on a common magnetic core, the first reactor winding is connected between one pole of said source of direct current and said plurality of branch circuits, the second reactor winding is connected between the other pole of said source of direct current and said plurality of branch circuits, one ends of the third and fourth reactor windings are connected respectively to said one and the other poles of said source of direct current and the other ends of said third and fourth reactor windings are connected to the junctures between serially connected controllable switching elements respectively through said semiconductor elements.

9. The inverter apparatus according to claim 1, wherein said source of control pulses comprises:

a first logic circuit responsive to a clock signal for generating a plurality of output signals a, a, b, b, c, c, where a, b, c are inverted with respect to a, b, c;

a second logic circuit coupled to said first logic circuit and having as input signals said output signals a, b, c and having an output signal d= ab+ bc+ ac;

a third logic circuit coupled to said second logic circuit and having as input signals d, B, C, where B is a modulated signal and C is a continuous signal, said third logic circuit having a first output signal e= dB+ dC, where d is inverted with respect to d, and a second output signal f= dB+ dC; and

a fourth logic circuit having as inputs selected combinations of outputs of said first and third logic circuits and having a plurality of outputs coupled to said respective controllable switching elements.

10. The inverter apparatus according to claim 10, wherein said fourth logic circuit comprises a plurality of AND logic gates, each of said AND gates having two inputs selected from outputs a, a, b, b, c, c, of said first logic circuit and a third input selected from outputs e, f of said third logic circuit.