×

Low impedance fault detection system and method

  • US 4,074,188 A
  • Filed: 08/01/1975
  • Issued: 02/14/1978
  • Est. Priority Date: 08/01/1975
  • Status: Expired due to Term
First Claim
Patent Images

1. Electrical circuit test apparatus for isolating a wired-OR fault in an electrical circuit supported on a support base and having a plurality of housings mounted on said support base, each of said housings having a plurality of electrical terminals which serve as electrodes for active elements contained in said housings with electrical terminals on one housing being directly connected to electrical terminals on other housings and with some of said terminals being connected to a common buss in a wired-OR configuration;

  • said apparatus being characterized by having;

    a power supply for producing a voltage corresponding to a particular logic state and for producing a current pulse at the normal operating voltage level;

    means connected to said power supply for controlling all active circuits connected in a wired-OR configuration intended to carry said common buss to a particular logic state and for applying said current pulse to said common buss for a first short time interval;

    means for producing a sync signal while supplying said current pulse to said common buss;

    current sensing means including a probe sufficiently small to selectively respond to current flow in individual electrical terminals on said housings when placed adjacent an individual electrical terminal;

    amplifier means connected to said current sensing means;

    circuit means to receive the output signal from said amplifier means and to receive the sync signal to be rendered operative for a second time interval less than said first time interval for detecting a current sensed by said current sensing means above a predetermined level; and

    means connected to the output of said last mentioned circuit means for producing a unique indication in the event said current level is above said predetermined value, said indication lasting much longer than said first time interval.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×