Digital modem

• US 4,085,449 A
• Filed: 11/26/1976
• Issued: 04/18/1978
• Est. Priority Date: 11/26/1976
• Status: Expired due to Term

• Current Assignee: Paradyne Corporation (Dasan Networks Incorporated)
• Original Assignee: Paradyne Corporation (Dasan Networks Incorporated)
• Inventors: Nordling, Karl I., Walsh, Dale M.
• Primary Examiner(s): Shaw, Gareth D.
• Assistant Examiner(s): Bartz, C. T.
• Application Number:
  US05/744,994
• Time in Patent Office: 508 Days
• Field of Search: 364/200, 364/900
• US Class Current: 375/222
• CPC Class Codes: H04L 27/365 Modulation using digital generation of the modulated carrier (not including modulation of a digitally generated carrier)
• CPC Class Codes: H04L 27/3881 using sampling and digital processing, not including digital systems which imitate heterodyne or homodyne demodulation

Abstract

A digital modem comprising a discrete analog/digital converter and digital processor for high-speed digital data transmission by means of analog signals over analog transmission facilities. The analog/digital converter comprises a transmitter section including a digital-to-analog converter and an analog matching interface, and a receiver section including an analog matching interface and analog-to-digital converter. The digital processor comprises a signal processor set, a processor control set and a multiplier/memory set capable of digital manipulation and computation of digitized data signals to accomplish the required encoding, filtering, modulation, demodulation, equalization, decoding and control function.

Claims

1. A digital modem for high-speed data transmission between data terminals communicating through amplitude limited signals over analog transmission facilities capable of digitally synthesizing modem function in real time;

said digital modem comprising a processor control set, a memory/multiplier set, a signal processor set, and an interface means, said processor control set including a program address generator including circuitry to sequentially generate a predetermined plurality of program addresses, a program memory coupled to said program address generator including circuitry to receive said program addresses and generate a program instruction in response thereto and an instruction register coupled to said program memory including circuitry to receive said program instruction and generate an instruction signal in response thereto;

said signal processor set comprising an arithmetic log unit coupled to said instruction register to receive said instruction signal, said signal processor set including circuitry to selectively respond to said instruction signals to perform one or a plurality of predetermined arithmetic operations and generate a processor set signal in response thereto, said memory/multiplier set comprising a high speed multiplier and a memory means including a data memory and coefficient memory being coupled between said processor control set and said high speed multiplier to receive said instruction signal, said data memory further coupled to said signal processor set to receive said processor set signals therefrom, said data memory and said coefficient memory each including circuitry to selectively generate data output signals and coefficient output signals in response to said instruction signal from said processor control set, said high speed multiplier including circuitry to receive said data output signals and said coefficient output signals and generate a product signal in response thereto, said interface means being coupled between the analog transmission facilities and said signal processor set and between said signal processor set and data terminal, said interface means including circuitry to receive analog input signals from a remote digital modem over analog transmission facilities and to convert said analog input signals to digital input signals fed to said signal processor set, said interface means further including circuitry to receive said processor set signal and convert said processor set signal to analog output signals for transmission over analog transmission facilities to a remote digital modem, said signal processor set further including circuitry to receive said digital input signals from said interface means and said product signal from memory/multiplier set for performing said arithmetic operations, said interface means further including circuitry to transfer information between interface input and the data terminals in said signal processor set, said signal processor set thus providing modulation, demodulation, filtering and equalization in real time.

2. The digital modem of claim 1 wherein said multiplier/memory set further includes a memory address counter coupled between said processor control set and said data memory and said coefficient memory, said memory address counter including circuitry to selectively generate a first memory address signal when in a first state and a second memory address signal when in a second state, said first memory address signal from said memory address counter and said second memory address signal from said processor control set.

3. The digital modem of claim 2 wherein said memory means further includes a data memory latch coupled between said data memory, said high speed multiplier and said processor control set to selectively feed said data signals to said high speed multiplier and a coefficient memory latch coupled between coefficient memory, said high speed multiplier and said processor control set to selectively feed said coefficient signals to said high speed multiplier.

4. The digital modem of claim 1 wherein said processor control set further includes an interrupt logic means coupled to said program address generator, said interrupt logic means including circuitry to selectively generate a reset signal feed to said program address generator in response to any of a preselected plurality of external signals.

5. The digital modem of claim 4 further including clock/timing means coupled to said interrupt logic means, said clock/timing means including circuitry to generate said preselected plurality of external signals.

6. The digital modem of claim 5 wherein said processor control set further includes a jump command logic means coupled to said program address generator, said jump command logic means including circuitry to selectively generate one of a plurality of jump command signals fed to said program address generator in response to any of a preselected plurality of predetermined conditions.

7. The ditial modem of claim 6 wherein said processor control set further includes a condition decoder coupled between said instruction register, said signal processor set and said jump command logic means, said condition decoder including circuitry to selectively generate a first jump signal when in a first state and a second jump signal when one of a plurality of predetermined conditions exist, said first and second jump signals being fed to said jump command logic means.

8. The digital modem of claim 1 wherein said processor control set further includes an instruction decoder coupled to said processor control set, said instruction decoder including circuitry to selectively decode said instruction signals.

9. The digital modem of claim 1 wherein said signal processor set further comprises a memory including a first and second output port each coupled to said arithmetic logic unit and a word register coupled to said arithmetic logic unit, said arithmetic logic unit being coupled to said memory/multiplier means, said arithmetic logic unit including circuitry to receive a first operand selectively from said first output port and said memory/multiplier means and a second operand selectively from said register, said first output port and said second output port to generate said processor set signal.