×

Electronic telephone system featuring a customer memory within a central control unit connected by bus lines

  • US 4,105,871 A
  • Filed: 03/01/1977
  • Issued: 08/08/1978
  • Est. Priority Date: 03/01/1977
  • Status: Expired due to Term
First Claim
Patent Images

1. In an electronic telephone switching system having peripheral units for carrying signals between subscribers, said peripheral units including a plurality of trunk and tie line circuits, at least one attendant line circuit, a plurality of signaling tone receivers and a plurality of link control circuits, having a plurality of tone generators for applying signal tones to said peripheral units, having speech path and tone switching matrices connected to and operable to interconnect said peripheral units and to interconnect said tone generators with through connections between said peripheral units, having control means constituted by a plurality of components including a central processing unit, a program memory connected to said central processing unit, a program memory connected to said central processing unit, a customer memory connected to said central processing unit, and a scratch pad memory connected to said central processing unit, having system timing means connected to said central processing unit and to said program, customer and scratch pad memories, and having bus lines interconnecting the components of said central control means and other bus lines for connecting said peripheral units to said central control means, the improvement comprising:

  • means connecting said customer memory to receive data, command and address signals via said bus lines, said means carrying faster rise time pulses than said othe bus lines, for enabling control by said central control means,circuit means for coupling the data, command and address signals in the form of changing potentials to said customer memory including capacitor means coupling said circuit means to said customer memory, andalternately activated plural transistor switches responsive to differing potentials from said data, command and address signals for supplying potentials to said capacitor means

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×