Systems for recognizing printed characters

• US 4,132,978 A
• Filed: 07/13/1977
• Issued: 01/02/1979
• Est. Priority Date: 07/15/1976
• Status: Expired due to Term

• Current Assignee: Compagnie Internationale Pour L'Informatique Cii-Honeywell Bull
• Original Assignee: Compagnie Internationale Pour L'Informatique Cii-Honeywell Bull
• Inventors: Mercier, Denis L.
• Primary Examiner(s): Boudreau, Leo H.
• Application Number:
  US05/815,280
• Time in Patent Office: 538 Days
• Field of Search: 340/146.3 ED, 340/146.3 AH, 340/146.3 D, 340/146.3 AQ, 340/146.3 R
• US Class Current: 382/310
• CPC Class Codes: G06V 10/98 Detection or correction of errors, e.g. by rescanning the pattern or by human intervention; Evaluation of the quality of the acquired patterns

Abstract

A system and method are disclosed for character recognition of characters sposed upon a document. Initially, a set of characters on the document is read to obtain corresponding information data, and their associated error codes and the data are stored in a first of N zones of a memory of the system. If an examination of the error codes so stored indicates that at least one character is erroneous, the set of the characters of the document is re-read under differing reading conditions and the new corresponding information data and associated error codes are derived and stored in different memory zones of the memory for as long as at least one erroneous character is detected. A correcting sequence is initiated when a number N of reading operations corresponding to the number of memory zones has been performed and at least one character is recognized as being erroneous; the correcting sequence includes checking the error code associated with the information data read from the first address of the first memory zone of the memory to determine whether there has been an erroneously-read character. If an error is detected, the readout of data from the same address in the next memory zone is effected, while if an error has not been detected, a readout of information data from the next address in the same memory zone is effected. If no error is detected, the information data is read out and stored in a data buffer, while, on the other hand, the document is rejected if the information data as derived from the last address of any one of the N memory zones of the memory proves to be erroneous.

Claims

1. A method of operating a data process system for recognizing characters disposed upon a document, the data processing system including a document reader, a memory having a plurality of N memory zones, each memory zone having up to a maximum of m addressable locations and a buffer store, said method comprising the steps of:

(a) conducting a first reading of the document by operating the document reader to read a set of characters to obtain information data, as the document is moved with respect to the document reader;

(b) checking the information data derived from the document reader and providing associated error codes with respect to this information data;

(c) storing in a first memory zone of the N zones the information data obtained during the first reading of the document and the associated error codes resulting from checking this information data;

(d) checking the error codes stored in the first zone to determine whether at least one character of the characters read during the first reading, is erroneous;

(e) conducting repeated readings of the set of characters under different respective conditions, and storing the new information data and associated error codes resulting from each of the repeated readings in corresponding, different memory zones of the memory for as long as at least one erroneous character is detected in the course of a reading operation, each of the number of repeated readings of the document and the number of storage operations in the memory being not greater than N;

(f) initiating a correcting sequence when the Nth reading operation of the document has been performed, including the substeps of;

1-- reading out data information from the first addressable location of the first memory zone of the memory;

2-- examining the error code associated with the data information read from the first addressable location of the first memory zone to determine whether the associated character is erroneous;

3-- repeating the reading out of the associated error code from the same address in the next successive zone of the memory if an error is detected by reviewing the associated error code, and for repeating the reading from the next address in the same zone if an examination of the associated error code indicates that an error has not been detected;

4-- terminating the reading out of data information from the memory at the Mth address of a memory zone other than the Nth zone, and at the Mth address of the N zone, respectively, if no error is detected in the information data read from the latter address, and transferring the data information read out from the memory, if a checking of the error code indicates no error to the buffer store; and

(g) rejecting the document and the items of information transferred to the buffer store if the data information as obtained from the Mth address of one of the memory zones is erroneous.

2. The method as claimed in claim 1, wherein the character reader reads out characters in a series and an error code associated with the serially read-out characters is generated in a serial fashion, further comprising the steps of:

(a) checking each error code associated with the information data to be written into a memory zone to determine the number k of characters read by the document reader;

(b) checking the number k to determine whether k is at least equal to "1;

"

(c) if k is at least equal to "1," storing the information data k times at different addresses in a memory zone;

(d) if the checked number k is less than "1," preventing the storing of the data information in the memory;

(e) comparing the numbers of addresses in respective memory zones of the N zones from which information data is read out and their associated error coders, when the document has been read for the Nth time and at least one character has been indicated to be erroneous;

(f) rejecting the document when the compared numbers are different;

(g) initiating a correcting sequence when the numbers of addresses in the N zones are the same;

(h) the correcting sequence comprising the substeps of checking whether the address in a memory zone from which information data is read is the last address of that memory zone, and transferring to the buffer store the data information from its memory zone if this is other than the Nth memory zone, in the case where no error has been detected in the data information, and transferring a given error code to the buffer store in the case where an error has been detected in the item of information read from the Nth memory zone of the memory, and terminating the reading from the memory if the address in the Nth zone from which the information data is read out is the last address in this zone.

3. In a data processing system for recognizing printed characters on a document, comprising:

(a) means for reading a set character printed on the document moved with respect to said reading means to obtain corresponding information data;

(b) memory means comprising N addressable memory zones, each memory zone having a plurality of m addressable locations therein;

(c) buffer store means coupled to receive data read out from said memory means;

(d) first and second addressing circuits for addressing a selected location within a selected zone;

(e) a clock circuit for providing a clock signal;

(f) checking and repeat reading means for examining the readout information data for detecting erroneous characters, for repeating the reading of a document under different respective reading conditions, and for storing the information data of the repeated readings and the associated error codes resulting from the repeated readings in different memory zones of said memory means, said checking and repeat reading means comprising;

-- character reading checking means responsive to the information data from said reading means and to receive the clock signal, for checking each read character in the set of characters to determine that only one character is read, and for generating a first error signal if at least one character is not read by said reading means and a second signal in the form of k clock signals as derived from said clock means if said reading means has read a number k of characters equal to at least "1;

" and

2--means responsive to the first error signal for preventing data corresponding to an erroneously-read character from being transferred to said memory means, said memory means responsive to the k clock signals for receiving the information data read out by said reading means and its associated error codes to be stored k times within said memory means at different memory addresses as determined by said first and second address circuits.

4. The data processing system as claimed in claim 3, wherein said checking and repeat reading means further comprises zone length comparator means responsive to the clock signal and to the output of said second addressing circuit for identifying said memory zones in which data has been written, for generating a first signal if the number of addresses in the N zones at which read data is stored and the associated error codes have been written are equal, and a second signal if the number of N zones corresponding to the read data and associated error codes are different.

5. The data processing system as claimed in claim 4, wherein said checking and repeat reading means further comprises means for determining the number of the repetitive reading operations for providing an output indicative of the number of such re-reading operations, and a first gate responsive to the first signal of said zone length comparator means and to the output of said determining means indicating the Nth operation of re-reading, for providing an initiate signal commencing a correcting sequence.

6. The data processing system as claimed in claim 4, wherein said checking and repeat reading means comprises a circuit for checking characters coupled to said locations of said memory means wherein each error code associated with the information data item is stored, for generating a first signal if no error is detected in the error code and for generating an error signal if an error in the error code is detected, transfer means responsive to the first signal for transferring of the information data of the associated error code and for actuating said first address circuit to read out the information data stored at the next address in the same memory zone of said memory means, said transfer means responsive to the second signal for preventing the transfer of the information data corresponding to the checked error code and for actuating said second addressing circuit to read out the information data stored at the same address in the next memory zone of said memory means.

7. The data processing system as claimed in claim 6, wherein said means for checking and repeat reading means further comprises end-of-zone detector means responsive to the coded addresses derived from said first addressing circuit and to the first and second signals of said zone length comparator means for providing a first signal if the address in said memory zone is not the last address at which information data is written in this memory zone, and a second signal if the address of this memory zone from which the information data readout takes place is the last address, said first address circuit responsive to the first signal of said end-of-zone detector means for providing an encoded address corresponding to the next address in said memory zone, said transfer means is responsive to the second signal of said end-of-zone detector means for transferring the information data read out from said memory means to said buffer store means.

8. The data processing system as claimed in claim 7, wherein said checking and repeat reading means includes multiplexer means operative in a first mode for enabling the transmission of information data read out from said memory means to said buffer store means in response to a first set of input control signals, and operative in a second mode of operation in response to a second set of control input signals for actuating a generator for generating given error code to be connected to said buffer store means, and transfer means responsive to the second signal of said character checking means and to that output of said detector means that the readout from the Nth memory zone has taken place, for effecting transfer of the given error code to said multiplexer means.

9. The data processing system as claimed in claim 3, wherein said character reading checking means comprises a first generator means for generating a pulse train of a given basic frequency, and a pulse counter responsive to the pulse train and to the data output of said reading means, for counting the number of pulses applied thereto during the presumed time taken to read a character, a second generator means for generating a given number of pulses at the given basic frequency corresponding to the time taken to read a character, a parallel-to-serial shift register having a plurality of parallel inputs and an output, a comparator coupled to the outputs of said counter and to receive the given number of pulses said second generator means, a decoder coupled to the outputs of said pulse counter for providing decoded output signals to the parallel inputs of said parallel-to-serial shift register, a transfer circuit responsive to the output of said comparator indicating that the number k of characters actually read is not less than "1," for transferring the output of said counter to said decoder for providing k output signals from its plurality of outputs to the parallel inputs of said parallel-to-serial shift register for enabling the application of k clock signal from its output, whereby the same information data as checked by said character reading checking means is stored k times at different addresses in a single memory zone of said memory means.

10. The data processing system as claimed in claim 9, wherein said comparator provides a second output signal indicating that the number k of characters actually read is less than "1," and there is further included an inverter coupled to said shift register, and an OR gate responsive to the second output of said comparator, and to the output of said inverter for generating a prevent output whereby the information data being reviewed by said character reading checking means is prevented from being transferred to said memory means.

11. The data processing system as claimed in claim 4, wherein there is a detector for determining the storing of information data in the Nth memory zone, and said zone length comparator means comprising N counters coupled to respective ones of said second addressing circuit, and a comparator having N inputs connected to corresponding ones of the outputs of said N counters, each of said N counters being coupled to the clock signals of said clock circuit, at least one of said N counters being coupled to said detector, said first and second output signals of said zone length comparator circuit being derived from said comparator.