×

Digital joystick control interface system for video games and the like

  • US 4,142,180 A
  • Filed: 04/06/1977
  • Issued: 02/27/1979
  • Est. Priority Date: 04/06/1977
  • Status: Expired due to Term
First Claim
Patent Images

1. A digital joystick control interface system comprising:

  • (a) at least one digital joystick control having a shaft member which is moveable in any direction in an X-Y plane to selected points in said plane, said joystick control including;

    (i) first and second sets of switch means controlled by said shaft member, said first set of switch means for generating a digital-coded signal representative of the X coordinate of said shaft member in said X-Y plane, and said second set of switches for generating a digital-coded signal representative of the Y coordinate of said shaft member in said X-Y plane,(ii) means coupling one terminal of each switch in said first set to a first common terminal, and(iii) means coupling a second terminal of each switch in said second set to a second common terminal;

    (b) a digital processor having a plurality of input terminals and a plurality of output terminals;

    (c) a common data bus having a plurality of conductors respectively coupled to the input terminals of said digital processor;

    (d) a first set of P-N junction devices respectively coupling second terminals of each switch in said first set to a respective conductor of said common data bus;

    (c) a second set of P-N junction devices respectively coupling second terminals of each switch in said second set to a respective conductor of said data bus in common with said first set;

    (f) means coupling said first common terminal to a first output terminal of said digital processor; and

    (g) means coupling said second common terminal to a second output terminal of said digital processor; and

    (h) said digital processor including means for selectively strobing said first and second output terminals whereby the X and Y coordinate data is separately received at the input terminals of said digit processor via said common data bus.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×