Time division multiplex communication device comprising a switching matrix between C/E buffers and control circuits

• US 4,147,894 A
• Filed: 09/26/1977
• Issued: 04/03/1979
• Est. Priority Date: 10/08/1976
• Status: Expired due to Term

• Current Assignee: Nippon Telegraph and Telephone Corporation
• Original Assignee: Nippon Electric Company Limited (NEC Corporation), Nippon Telegraph and Telephone Corporation
• Inventors: Saburi, Akio, Watanabe, Yoshio
• Primary Examiner(s): Claffy, Kathleen H.
• Assistant Examiner(s): Popek, Joseph A.
• Application Number:
  US05/836,666
• Time in Patent Office: 554 Days
• Field of Search: 179/15 A, 179/15 BS, 179/15 AT, 179/15 BV, 325/4, 178/69.1
• US Class Current: 370/465
• CPC Class Codes: H04B 7/212 Time-division multiple access [TDMA]
• CPC Class Codes: H04Q 11/04 for time-division multiplexing H04Q11/0001 takes precedence
• CPC Class Codes: Y10S 370/914 Rate converter

Abstract

Like a conventional time division multiplex communication device, a device according to this invention comprises first terminals, a switching matrix, transducers or C/E buffers, control circuits, and second terminals. The first and second terminals are for low-speed and high-speed signal sequences. The control circuits are connected to the second terminals. In contrast to the conventional one, the transducers are connected to the respective first terminals, with the switching matrix interposed between the transducers and the control circuits and rendered capable of dealing with the high-speed signal sequences, among others, rather than the low-speed ones as in the conventional device. The devices are particularly useful in earth stations of TDMA satellite communication to which multi-transponder operation is applied, although useful also in carrying out conversion between low-frequency analog signal or PAM signal sequences and PAM signal sequences of a higher rate.

Claims

1. In a time division multiplex communication device for carrying out conversion between a preselected portion of each of a plurality of first signal sequences of a first rate, N in number, and a prescribed portion of each of a plurality of second signal sequences of a second rate, M in number, in response to both first clock pulse sequences corresponding to respective ones of said first signal sequences and to second clock pulse sequences corresponding to respective ones of said second signal sequences, said first rate being lower than said second rate, the number N being greater than the number M, the preselected portion of a pertinent one of said first signal sequences being an expansion with respect to time of the prescribed portion of a relevant one of said second signal sequences, the prescribed portions of said second signal sequences being determined as a function of the timing of said second clock pulse sequences, a combination which comprises:

a plurality of first device terminals (21) equal in number to the number of said plurality of first signal sequences, each of said first device terminals for receiving a respective one of said first signal sequences;

a plurality of second device terminals (22) equal in number of the number of said plurality of first signal sequences, each of said second device terminals for receiving a respective one of said second signal sequences;

a plurality of transducers (23) equal in number to the number of said plurality of first signal sequences, each of said transducers having a first and a second transducer terminal and a control terminal, said first transducer terminal of each said transducer being connected to a respective one of said first device terminals whereby each of said transducers is associated with a respective one of said first signal sequences, each of said transducers being capable of performing a conversion between a preselected portion of its associated said first signal sequence and a prescribed portion of that one of said second signal sequences which appears at the second transducer terminal thereof, each of said transducers carrying out said conversion in response to both that one of said first clock pulse sequences which corresponds to said first signal sequence associated therewith and to a control signal comprising a first and a second part and suppied to said control terminal thereof;

a plurality of control circuits (25) equal in number to the number of said plurality of second signal sequences, each of said control circuits having a plurality of first circuit terminals, said first circuit terminal of each of said control circuits being coupled to each of said transducers, and a second circuit terminal, said second circuit terminal of each said control circuits being connected to a respective one of said second device terminals whereby each of said control circuits is associated with a different one of said second signal sequences, each of said control circuits receiving on a third terminal thereof that one of said second clock pulse sequences which corresponds to said second signal sequences associated therewith, each of said control circuits being capable of producing a designation signal indicative of a specific one of said transducers in compliance with the timing of said second clock pulse sequence received thereby;

means (61) coupled between said control terminals of said transducers and said control circuits for supplying each designation signal to the control terminal of the transducer specified thereby as said first part of said control signal;

enabling means (65) connected to said control circuits for producing an enabling signal in response to said designation signal;

first means connected to said enabling means and to said control terminals of each of said transducers for supplying, in response to said enabling signal, the second clock pulses of said second clock pulse sequence which is associated with the said control circuit which produced said designation signal to the control terminal of said transducer indicated by said designation signal as said second part of said control signal; and

second means (67) connected to said enabling means, said second transducer terminals of each of said transducers, and said first circuit terminals of each of said control circuits for transmitting, in response to said enabling signal, the prescribed portion of said second signal sequence associated with said transducer indicated by said designation signal between said second transducer terminal of said transducer indicated by said designation signal and said first circuit terminal of a said control circuit which produced said designation signal;

each of said control circuits comprising transfer means (49) between the first circuit terminals thereof and the second circuit terminal thereof for transferring therebetween the prescribed portion of the second signal sequence appearing at the second circuit terminal thereof, the transfer means of said control circuit thereby transferring the prescribed portion of said pertinent second signal sequence between the first circuit terminal thereof and the second circuit terminal thereof.

2. A time division multiplex communication device as claimed in claim 1, wherein each of said control circuits comprises means for successively producing timing pulses in response to said second clock pulse sequence associated therewith, means for producing a controlling signal once in a predetermined duration of said second signal sequence associated therewith, and a designation signal generator for producing said designation signal in response to said timing pulses and said controlling signal, said predetermined duration covering a plurality of the prescribed portions of said second signal sequence associated therewith.

3. A time division multiplex communication device as claimed in claim 2, wherein said designation signal generator comprises a code generator responsive to said timing pulses for cyclically producing designation codes corresponding to said transducers, respectively, a decoder having output leads corresponding to the respective transducers for decoding said designation codes to cyclically energize said output leads, and a plurality of AND gates connected to the respective output leads to be cyclically enabled upon energization of said output leads and to said controlling signal producing means to be simultaneously supplied with said controlling signal, one of said AND gates that is connected to the output lead energized upon production of said controlling signal allowing said controlling signal to pass therethrough as said designation signal.

4. A time division multiplex communication device as claimed in claim 1, wherein said enabling means comprises a plurality of memories assigned to the respective transducers, on the one hand, and to the respective control circuits, on the other hand, the memories assigned to the respective transducers and to each of said control circuits being connected to said each control circuit, a specific one of said memories that is assigned to said specific transducer and to said relevant control circuit being set in response to said designation signal to produce said enabling signal.

5. A time division multiplex communication device as claimed in claim 4, wherein each of said memories comprises means for automatically resetting said each memory, after said each memory is set, unless said relevant control circuit produces a next following designation signal predetermined duration after production of the designation signal by which said each memory is set.

6. A time division multiplex communication device as claimed in claim 4, wherein said first means comprises a plurality of control AND gates connected to the respective memories and to the control terminals of the respective transducers, the control AND gates which are connected to the memories connected, in turn, to each of said control circuits being supplied with a relevant one of said second clock pulse sequences that corresponds to the second signal sequence appearing at the second circuit terminal thereof, a specific one of said control AND gates that is connected to said specific memory being enabled by said enabling signal to supply the second clock pulses of said particular second clock pulse sequence to the control terminal of said specific transducer.

7. A time division multiplex communication device as claimed in claim 6 for carrying out conversion of the preselected portions of said first signal sequences to the prescribed portions of said second signal sequences, wherein said second means comprises a plurality of output AND gates connected to the respective memories, the second transducer terminals of the respective transducers, and the respective first circuit terminals of said control circuits, a specific one of said output AND gates that is connected to said specific memory being enabled by said enabling signal to transmit the prescribed portion of said pertinent second signal sequence from the second transducer terminal of said specific transducer to said relevant first circuit terminal.

8. A time division multiplex communication device as claimed in claim 7, wherein said transfer means of each of said control circuits comprises an OR gate between the first circuit terminals thereof and the second circuit terminal thereof for transmitting the prescribed portion of the second signal sequence appearing at the second circuit terminal thereof from any one of the first circuit terminals thereof.

9. A time division multiplex communication device as claimed in claim 6 for carrying out conversion of the prescribed portions of said second signal sequences to the preselected portions of said first signal sequences, wherein said second means comprises a plurality of input AND gates connected to the respective memories, the second transducer terminals of the respective transducers, and the respective first circuit terminals of said control circuits, a specific one of said input AND gates that is connected to said specific memory being enabled by said enabling signal to transmit the prescribed portion of said pertient second signal sequence from said relevant first circuit terminal to the second transducer terminal of said specific transducer.

10. A time division multiplex communication device as claimed in claim 9, wherein said transfer means of each of said control circuits comprises a driver between the first circuit terminals thereof and the second circuit terminal thereof for transmitting the prescribed portion of the second signal sequence appearing at the second circuit terminal thereof to any one of the first circuit terminals thereof.