×

Remote control addressing and reply indicating system

  • US 4,160,238 A
  • Filed: 09/26/1977
  • Issued: 07/03/1979
  • Est. Priority Date: 09/30/1976
  • Status: Expired due to Term
First Claim
Patent Images

1. Remote control system for selection of at least one of a plurality of selectively switchable loads (122) from a central station (110) comprisinga bus system (106) connected to said central station and having a power bus (114), a clock bus (117), a load switching control bus (129), and a load reply bus (145);

  • said central station (110) including a clock source (112);

    timing means (115,

         281) defining a selection cycle and connecting said clock (112) to said clock bus (117) for a predetermined number of clock pulses;

    load address means (123) to select connection of the selected load (122.4) to the power bus (114);

    means (115) providing control signals synchronized with the clock pulses, coded in accordance with the load addressing means;

    a load reply sensing stage (148) connected to the reply bus (145) to decode acknowledgment reply signals received from addressed loads;

    and indicator means (185,

         352) responsive to the output of the reply sensing stage;

    at least some of said loads comprisinga load control receiver (111) having a decoding stage (130, 131,

         135) connected to both said clock bus (117) and said control bus (129) to decode address command signals on the control bus appearing in synchronism with a clock pulse on the clock bus;

    reply signal generator means (149) generating a signal indicative of response by the respective addressed load to the commanded switching function;

    reply transmitting logic means (146) connected to the reply bus (145) and to the reply signal generator means (149) providing an operating function acknowledgment signal to said reply bus (145) substantially synchronously with the occurrence of said address command signal and hence the respective clock pulse on the clock bus (117),wherein, in accordance with the invention,at least one of the reply signal generator means (149) of one of said receivers (111) comprises a data generating stage (341, 341'"'"',

         174);

    and, in the central station, the reply decoding stage (148) comprisesa data receiving stage (182) connected to the reply bus (145) and the clock bus (117) and including a holding circuit (327;

    332;

         357),and means (335, 337;

    335'"'"', 357, 336, 336'"'"') cyclically resetting the holding circuit in accordance with the duration or time passage of sequential selection cycles.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×