Binary digital pager having an eight function code read-out
First Claim
1. In a communications device for responding to a predetermined two-word binary address code within a stream of received data bits, logic circuitry for providing multiple function code displays comprising in combination;
- first register means for sampling and temporarily retaining the received data bits;
storage means for permanently retaining binary address code data;
first circuit means coupled to the storage means for receiving the address code data and deriving therefrom the predetermined two-word address code;
second circuit means coupled to the storage means for receiving the address code data and deriving therefrom an address code related to the predetermined address code;
first comparator means for comparing the received data bits and the bits of the predetermined address code and for providing a first output signal indicative of substantial agreement therebetween;
second comparator means for comparing the received data bits and the bits of the address code related to the predetermined address code and for providing a second output signal indicative of substantial agreement therebetween;
indicator means for providing different indications in response to the first and second output signals.
0 Assignments
0 Petitions
Accused Products
Abstract
A read-out of eight distinct function codes is obtained in a pager or similar device having a single two-word address code plug by creating a second, but dependent, address within the pager and transmitting one of eight possible variants of the two words of the two address codes and their complements. Two code plugs may also be used to provide two addresses with four function codes associated with each. Upon receipt of a coded address, the user is alerted, and the function code is stored in a write-over memory, available to be read-out on command unitl a new code is received. The memory can also be erased manually as desired. Display segments are scanned in sequence to conserve power, and a status check of the segments is provided at each power turn-on. Power status indication is also provided, at turn-on and at "read" command, utilizing both audio alert channels and the visual display elements.
-
Citations
18 Claims
-
1. In a communications device for responding to a predetermined two-word binary address code within a stream of received data bits, logic circuitry for providing multiple function code displays comprising in combination;
-
first register means for sampling and temporarily retaining the received data bits; storage means for permanently retaining binary address code data; first circuit means coupled to the storage means for receiving the address code data and deriving therefrom the predetermined two-word address code; second circuit means coupled to the storage means for receiving the address code data and deriving therefrom an address code related to the predetermined address code; first comparator means for comparing the received data bits and the bits of the predetermined address code and for providing a first output signal indicative of substantial agreement therebetween; second comparator means for comparing the received data bits and the bits of the address code related to the predetermined address code and for providing a second output signal indicative of substantial agreement therebetween; indicator means for providing different indications in response to the first and second output signals. - View Dependent Claims (2, 3, 4)
-
-
5. In a communications device for responding to a predetermined two-word binary address code within a stream of received data bits, logic circuitry for providing multiple function code displays comprising in combination:
-
first register means for sampling and retaining the received data bits; storage means for retaining binary address code data; second register means coupled to the storage means for receiving the binary address code data and deriving therefrom the predetermined binary address code; third register means coupled to the storage means for receiving the binary address code data and deriving therefrom a binary address code related to the predetermined binary address code; first correlating means for comparing output bits from the first register means with the bits of the first word from the second register means and providing a first output signal in response to a first predetermined number of correlations, and a second output signal in response to a second predetermined number of correlations; first timing means for providing a first time period substantially equal to the transmission time of one address word in response to either the first or second output signals from the first correlating means, and a second time period subsequent to the first time period and substantially shorter than the first time period, the first correlating means comparing output bits from the first register means with the bits of the second word in the second register means only during the second time period and providing a third output signal in response to the first predetermined number of correlations and a fourth output signal in response to the second predetermined number of correlations; first logic circuitry for recognizing combinations of the four possible output signals from the first correlating means; second correlating means for comparing output bits from the first register means with the bits of the first work in the third register means and providing a fifth output signal in response to the first predetermined number of correlations, and a sixth output signal in response to the second predetermined number of correlations; second timing means for providing the first period in response to either output signal from the second correlating means and for providing the second and subsequent time period, the second correlating output means comparing output bits from the first register means with the bits of the second word in the third register means only during the second time period and providing a seventh output signal in response to the first predetermined number of correlations and an eighth output signal in response to the second predetermined number of correlations; second logic circuitry for recognizing combinations of the four possible output signals from the second correlating means; and indicator means coupled to the first and second logic circuitry for providing one of eight distinct indications in response to each one of the eight possible output signals. - View Dependent Claims (6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
Specification