AC fault current limiting circuit
First Claim
1. An AC fault current limiting circuit for rapidly inserting sufficient impedance into a circuit in response to occurrence of a fault in the last named circuit for limiting instantaneous peak current to a maximum permissible value, said limiting circuit comprising first, second and third branches to be coupled in parallel, said first branch comprising a portion of the second named circuit, a first capacitor and a high speed circuit breaker switch disposed in series in said first branch, a second capacitor and means in series therewith in said second branch serving to inhibit current flow from a source of voltage thereacross below a predetermined threshold and to break down in response to application of a voltage thereto in excess of said predetermined threshold to transmit current via said second branch, and impedance means in said third branch serving to inhibit formation of a time constant in conjunction with said second capacitor as said first capacitor discharges into said second capacitor for quickly subjecting said circuit breaker switch to current zero.
0 Assignments
0 Petitions
Accused Products
Abstract
Circuitry for limiting the instantaneous peak current, under fault conditions, of an AC power line, includes a high speed circuit breaker in series with a first capacitor in a main current-carrying branch, which branch is paralleled by two additional branches. According to various embodiments these branches contain various combinations of resistance, capacitance and spark gap elements whereby upon occurrence of the excess fault condition, the high speed circuit breaker opens. Thereafter the voltage buildup across the first series capacitor is sequentially commutated to a second branch having a capacitor and spark gap, with a predetermined arc-over voltage, and subsequently to a third resistive branch. The third branch effectively provides the peak current limiting impedance.
-
Citations
7 Claims
- 1. An AC fault current limiting circuit for rapidly inserting sufficient impedance into a circuit in response to occurrence of a fault in the last named circuit for limiting instantaneous peak current to a maximum permissible value, said limiting circuit comprising first, second and third branches to be coupled in parallel, said first branch comprising a portion of the second named circuit, a first capacitor and a high speed circuit breaker switch disposed in series in said first branch, a second capacitor and means in series therewith in said second branch serving to inhibit current flow from a source of voltage thereacross below a predetermined threshold and to break down in response to application of a voltage thereto in excess of said predetermined threshold to transmit current via said second branch, and impedance means in said third branch serving to inhibit formation of a time constant in conjunction with said second capacitor as said first capacitor discharges into said second capacitor for quickly subjecting said circuit breaker switch to current zero.
Specification