×

Multiport conference circuit

  • US 4,175,215 A
  • Filed: 12/05/1977
  • Issued: 11/20/1979
  • Est. Priority Date: 12/05/1977
  • Status: Expired due to Term
First Claim
Patent Images

1. In a pulse code modulated communication system, a plurality of communication channels arranged on a multiplexed basis, a switching system including a memory access by said communication channels and a conference circuit including, a first register connected to said memory operated to store the coded value of information from each of said channels conducted sequentially through said memory;

  • a second register connected to said first register and including an output circuit;

    a first comparator circuit connected to said first and to said second registers operated to compare the coded value of information stored in said first and said second registers and in response to determination that the value of information stored in said first register is less than the value of information stored in said second register to provide an output signal;

    counting means connected to said memory periodically incremented in response to signals from said memory, a fourth register connected to said counting means operated to store the count of said counting means, a fifth register connected to said fourth register, said count stored in said fourth register transferred to said fifth register in response to signals from said switching system, a second comparator circuit connected to said fourth and fifth registers operated in response to a determination that the count stored in said fourth and fifth registers are equal to provide an output signal;

    a third comparator circuit connected to said fourth and fifth registers operated in response to determination that the count stored in said fourth and fifth registers are equal to provide an output signal;

    a sixth register connected to the output of said second register and having an output to said switching system operated in response to a signal from said switching system for transfer of said coded value of information in said second register to said channels under control of said switching system;

    a first threshold comparator, the contents of said first register being connected to said first threshold comparator and the latter providing an output when said first register achieves an established threshold;

    a second threshold comparator, the contents of said second register being connected to said second threshold comparator and the latter providing an output when said second register achieves said established threshold; and

    gating means connected to said first, second and third comparator circuits and to said first and second threshold comparators selectively operated in response thereto to provide an output signal to update, said update signal being coupled to said first and second registers to operate them to transfer the coded value of information stored in said first register into storage in said second register, said update signal further being coupled to said first counting means to operate the latter to transfer the count in said first counting means into storage in said second counting means.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×