Self-clocked data transmission system having automatic signal reversing means
First Claim
Patent Images
1. In a digital data transmission system, the improvement comprising:
- encoding means responsive to an applied clock signal and to an applied valid signal for encoding input binary signals into a three-level signal having first and second levels and an intermediate level with level transitions occurring at times determined by said clock signal and with encoding being performed in response to the presence of said valid signal;
said encoding means including means responsive to said valid signal for inserting a predetermined start signal at the beginning of the three-level signal provided in response to input binary signals applied along with a valid signal;
a two-wire transmission line;
driving means for coupling said three-level signal to one end of said transmission line for transmission thereby;
receiving and decoding means coupled to the other end of said transmission line for receiving the transmitted three-level signal, deriving said clock and valid signals therefrom, and employing the derived clock signal for decoding the received three-level signal into binary form;
said receiving and decoding means including signal reversing means responsive to the derived valid signal and start signal occurring at the beginning of a received three-level signal for automatically reversing the three-level signals received from said two-wire transmission line.
2 Assignments
0 Petitions
Accused Products
Abstract
A two-wire digital data transmission system wherein pairs of binary input signals are encoded into a self-clocked three-level signal. Predetermined start bits and a valid signal are employed in a manner which permits signal reversing to automatically occur at the receiving end so as to provide proper polarity for the received signal.
73 Citations
9 Claims
-
1. In a digital data transmission system, the improvement comprising:
-
encoding means responsive to an applied clock signal and to an applied valid signal for encoding input binary signals into a three-level signal having first and second levels and an intermediate level with level transitions occurring at times determined by said clock signal and with encoding being performed in response to the presence of said valid signal; said encoding means including means responsive to said valid signal for inserting a predetermined start signal at the beginning of the three-level signal provided in response to input binary signals applied along with a valid signal; a two-wire transmission line; driving means for coupling said three-level signal to one end of said transmission line for transmission thereby; receiving and decoding means coupled to the other end of said transmission line for receiving the transmitted three-level signal, deriving said clock and valid signals therefrom, and employing the derived clock signal for decoding the received three-level signal into binary form; said receiving and decoding means including signal reversing means responsive to the derived valid signal and start signal occurring at the beginning of a received three-level signal for automatically reversing the three-level signals received from said two-wire transmission line. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification