Power failure detection and restart system

• US 4,234,920 A
• Filed: 11/24/1978
• Issued: 11/18/1980
• Est. Priority Date: 11/24/1978
• Status: Expired due to Term

• Current Assignee: Tanknology/Engineered Systems, Inc.
• Original Assignee: Engineered Systems Incorporated
• Inventors: Van Ness, Bradford O., Weimer, Dan G.
• Primary Examiner(s): Shaw, Gareth D.
• Assistant Examiner(s): Chan, E.
• Application Number:
  US05/963,315
• Time in Patent Office: 725 Days
• Field of Search: 365/228, 365/229, 364/200 MS File, 364/900 MS File, 235/303, 361/90, 324/51, 324/142
• US Class Current: 714/22
• CPC Class Codes: G01R 19/16538 in AC or DC supplies G01R19/16519 and G01R19/16528 take precedence
• CPC Class Codes: G06F 1/24 Resetting means
• CPC Class Codes: G06F 1/30 Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations for resetting only G06F1/24
• CPC Class Codes: G06F 11/1417 Boot up procedures
• CPC Class Codes: G06F 11/1441 Resetting or repowering

Abstract

A power failure detection and restart system for use with a microprocessor (microcomputer) control system includes first and second cascaded voltage comparators, the first of which responds to a drop in the supply voltage supplied to the microprocessor to produce an output pulse causing a software freeze of the microprocessor. The microprocessor operates in response to the software freeze pulse to transfer the contents of certain registers thereof to a battery protected memory for temporary storage therein. A positive feed-back circuit is used on the first voltage comparator to insure its rapid and complete change of state; and this change of state signal is applied through a time delay circuit to the second voltage comparator, which produces an output signal a predetermined time after the software freeze pulse is obtained from the first voltage comparator to reset the microprocessor to an initial circuit condition. Built in hysteresis in the system is employed; so that when the power once again rises above the level sufficient to properly operate the system, the first and second voltage comparators are turned on in the same sequence they were turned off to re-establish operation of the microprocessor which picks up its routine at the point the interruption took place.

Claims

1. A power failure detection system for use with a computer including in combination:

first means for supplying a voltage to be monitored;

second means for supplying a predetermined reference voltage;

first comparator means having inputs coupled with said first and second means and having an output for supplying a first output signal level when a predetermined normal relationship exists between the voltages supplied by said first and second means and providing a second output signal level when a predetermined abnormal relationship exists between the voltages supplied by said first and second means;

third means for supplying a second predetermined reference voltage;

time delay circuit means;

second comparator means having one input coupled with said third means, having a second input coupled with the output of said first comparator means through said time delay circuit means, and having an output for supplying a first output signal level when the output of said first comparator means is at said first output signal level and for supplying a second output signal level a predetermined time after the signal on the output of said first comparator changes from the first signal level to the second signal level;

computer means connected to the outputs for said first and second comparator means, said computer means interrupting operation in response to the change in the output signal level from said first comparator means from said first signal level to said second signal level, said computer means including timer circuit means coupled to said second comparator means for driving said second comparator means to produce the second output signal level on the output thereof in response to the output of said timer circuit means irrespective of the state of operation of said first comparator means; and

means coupled with said computer means for receiving signals therefrom indicative of proper operation of said computer means for periodically resetting said timer circuit means to prevent said timer circuit means from driving said second comparator means to the state where it produces said second output signal level, where the second signal level on the output of said second comparator means resets said computer means to a predetermined state of operation.

2. The combination according to claim 1 including a battery protected memory;

and wherein said computer means comprises a microprocessor having registers therein, and the output of said first comparator means produces a pulse to said microprocessor when the signal level on the output of first comparator means changes from said first signal level to said second signal level, said pulse causing said microprocessor to interrupt operation and to store the status of predetermined ones of said registers in said memory in response thereto.

3. A power failure detection system for use with a computer including in combination:

first means for supplying a voltage to be monitored;

second means for supplying a predetermined reference voltage;

first comparator means having inputs coupled with said first and second means and having an output for supplying a first output signal level when a predetermined normal relationship exists between the voltages supplied by said first and second means and providing a second output signal level when a predetermined abnormal relationship exists between the voltages supplied by said first and second means;

third means for supplying a second predetermined reference voltage;

time delay circuit means;

second comparator means having one input coupled with said third means, having a second input coupled with the output of said first comparator means through said time delay circuit means, and having an output for supplying a first output signal level when the output of said first comparator means is at said first output signal level and for supplying a second output signal level a predetermined time after the signal on the output of said first comparator changes from the first signal level to the second signal level;

a battery protected memory;

a microprocessor having registers therein, the output of said first comparator means producing a pulse to said microprocessor when the signal level on the output of said first comparator means changes from said first signal level to said second signal level, said pulse causing said microprocessor to interrupt operation and to store the status of predetermined ones of said registers in said memory response thereto, where the second signal level on the output of said second comparator means resets said microprocessor to a predetermined state of operation;

timer circuit means coupled to said second comparator means for driving said second comparator means to produce the second output signal level on the output thereof in response to an output pulse of said timer circuit means produced a predetermined time after said timer circuit means is reset; and

said microprocessor including means for supplying reset clock pulses to said timer circuit means at periodic intervals sufficient to reset said timer circuit means prior to said timer circuit means producing said output pulse thereof so long as the program operation of said microprocessor is correct.

4. The combination according to claim 3 wherein the predetermined abnormal relationship between the voltages supplied by said first and second means is caused by a drop in power supply voltage monitored by said first means and resumption of such power supply voltage back to a normal level causes said first and second comparator means to be reset to a state where both of said comparator means produce an output signal at said first level on the outputs thereof, whereby such output signal level applied to said microprocessor causes said microprocessor to resume operation of the program previously being processed thereby from the point at which such program was interrupted.

5. The combination according to claim 3 further including restart switch means coupled with said second comparator means for causing the output of said second comparator means to be forced to its second output signal level in response to operation of such restart switch means irrespective of the state of the output of said first comparator means, to thereby reset said microprocessor to an initial operating condition, said restart switch means also coupled with said timer circuit means for resetting said timer circuit means.

6. The combination according to claim 3 further including debugging switch means coupled with said microprocessor and coupled with said timer circuit means for disabling said timer circuit means so long as said microprocessor is in its debugging mode of operation in response to operation of said debugging switch means.