Tester for electronic engine control systems
First Claim
1. An apparatus for testing an electronic engine control unit wherein the electronic engine control unit receives input signals from a variety of sensors representing the physical conditions of an engine system and wherein the electronic engine control unit generates, in response to the received input signals, response signals to control the operation of the engine system, said testing apparatus comprising:
- means for generating signals simulating physical conditions of an engine system;
means for selectively supplying said generated signals as said input signals to said electronic engine control unit;
means for receiving said response signals generated by said electronic engine control unit in response to said input signals supplied to said electronic engine control unit;
means for testing whether said received response signals are within predetermined response limits;
means for indicating the results of said testing determination; and
means for controlling said generating means and said supply means to select the sequence of said simulating signals supplied to said electronic engine control unit and for controlling said receiving means, said testing means and said indicating means to control the indication of the result of the response of said electronic engine control unit to said supplied simulating signals.
0 Assignments
0 Petitions
Accused Products
Abstract
A tester for an electronic engine control system is provided with an output circuit through which test signals are delivered to the electronic engine control system. The electronic engine control system responds to the test signals to deliver response signals to the tester. The response signals outputted are sent through an input circuit to a judgement circuit where the response signals are operated upon, compared and judged to check to see whether operation of the engine control system is proper or not. The result of the checking is displayed by a display circuit.
-
Citations
27 Claims
-
1. An apparatus for testing an electronic engine control unit wherein the electronic engine control unit receives input signals from a variety of sensors representing the physical conditions of an engine system and wherein the electronic engine control unit generates, in response to the received input signals, response signals to control the operation of the engine system, said testing apparatus comprising:
-
means for generating signals simulating physical conditions of an engine system; means for selectively supplying said generated signals as said input signals to said electronic engine control unit; means for receiving said response signals generated by said electronic engine control unit in response to said input signals supplied to said electronic engine control unit; means for testing whether said received response signals are within predetermined response limits; means for indicating the results of said testing determination; and means for controlling said generating means and said supply means to select the sequence of said simulating signals supplied to said electronic engine control unit and for controlling said receiving means, said testing means and said indicating means to control the indication of the result of the response of said electronic engine control unit to said supplied simulating signals. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. An apparatus for testing an electronic engine control unit wherein the electronic engine control unit includes (1) an input circuit for receiving input signals from a variety of sensors which represent the physical conditions of an engine system and (2) an output circuit for outputting response signals generated by said electronic engine control unit in response to said received input signal to control the operation of said engine system, said testing apparatus comprising:
-
means for generating signals simulating the physical condition of an engine system and for selectively supplying said generated signals to said input circuit of said electronic engine control unit; means for receiving from said output circuit of said electronic engine control unit said response signals generated by said electronic engine control unit in response to said supplied simulating signals; first memory means for storing a testing sequence for controlling said generating and supplying means to selectively supply said simulating signals to said electronic engine control unit; second memory means for storing reference response signals corresponding to said simulating signals and representing acceptable responses to said corresponding simulating signals; means for comparing said received responses with said reference responses to determine whether said received responses are acceptable; and means for displaying the results of said comparison to thereby indicate whether said electronic engine control unit is properly responding to input signals simulating the physical conditions of an engine system. - View Dependent Claims (15, 16, 17, 18, 19)
-
-
20. An apparatus for testing an electronic engine control unit wherein the electronic engine control unit includes an input circuit for receiving input signals from a variety of sensors representing the physical conditions of an engine system and further wherein an output circuit provides response signals generated by said electronic engine control unit in response to said received input signals to control the operation of said engine system, said testing apparatus comprising:
-
a signal-delivering circuit connected to said input circuit of said electronic engine control unit for generating and for supplying simulated sensor signals to said electronic engine control units; a receiving circuit coupled to said output circuit of said electronic engine control unit for receiving said response signals generated by said electronic engine control unit; an input/output bus coupled to said signal-delivering circuit and to said receiving circuit; a central processor unit connected to said input/output bus for receiving said response signals from said receiving circuit over said bus and for testing said received response signals against corresponding reference response signals to determine whether said received response signals are acceptable or not acceptable; a memory bus coupled to said central processor unit; a memory connected to said memory bus for storing a program to control said central processor unit and the testing of said response signals received from said electronic engine control unit; and a display circuit for displaying the results of said test performed by said central processor unit. - View Dependent Claims (21, 22, 23)
-
-
24. a second memory for storing digital waveform values and for outputting a said stored digital waveform value in response to the digital pulses in said second digital pulse train;
-
a second digital-to-analog converter for converting said outputted digital waveform to an analog signal; and a multiplier for multiplying the output of said first digital-to-analog converter by the output of said second digital-to-analog converter. - View Dependent Claims (26)
-
-
25. An apparatus for testing a sample calibration assembly used to control the operation of an electronic engine control unit wherein the electronic engine control unit comprises (1) an input control circuit receiving input signals from a plurality of sensors representing the physical conditions of an engine system, (2) means for generating response signals for controlling the operation of the engine system in response to said received input signals and (3) a circuit for outputting the generated response signals, and wherein the sample calibration assembly comprises a first memory means for storing a sequence of instructions to control said generating means and said electronic engine control unit, said testing apparatus comprising:
-
a reference calibration assembly comprising a second memory means for storing a reference sequence of instructions for controlling said generating means, said reference sequence of instructions corresponding to said sequence of instructions stored in said first memory means of said sample calibration assembly; means for selectively addressing said sequence of instructions stored in said first memory means and said corresponding sequence of instructions stored in said second memory means; means for comparing an addressed instruction from said sequence of instructions stored in said first memory means to its corresponding instruction in said reference sequence of instructions, and for generating an output signal indicating whether said compared instructions are equal or unequal; means for transferring an addressed instruction in said sequence of instructions stored in said first memory means to said comparing means and an addressed instruction in said reference sequence of instructions stored in said second memory means to said comparing means for comparison thereby; and means receiving said generated output signal from said comparing means and for indicating whether said compared instructions are equal or unequal. - View Dependent Claims (27)
-
Specification